

OPAx863A High-Precision, 105MHz, Rail-to-Rail Input/Output Amplifiers

1 Features

- Gain-bandwidth product: 50MHz
- High precision:
 - Input offset voltage: 95 μ V (maximum)
 - Offset drift: 1.2 μ V/ $^{\circ}$ C (maximum)
- Low power:
 - Quiescent current: 800 μ A/ch (typical)
 - Supply voltage: 2.7V to 12.6V
- Input voltage noise: 6.3nV/ $\sqrt{\text{Hz}}$
- Slew rate: 100V/ μ s
- Rail-to-rail input and output
- HD₂ and HD₃:
 - –129dBc and –138dBc at 20kHz (2V_{PP})
- Operating temperature range: –40 $^{\circ}$ C to +125 $^{\circ}$ C
- Additional features:
 - Overload power limit
 - Output short-circuit protection

2 Applications

- [Low-power SAR and \$\Delta\Sigma\$ ADC driver](#)
- [ADC reference buffer](#)
- [Low-side current sensing](#)
- [Photodiode TIA interface](#)
- [Inductive sensing](#)
- [Battery-powered instrumentation](#)
- [Gain and active filter stages](#)

3 Description

The OPA863A and OPA2863A devices (OPAx863A) are low-power, unity-gain stable, rail-to-rail input and output, voltage-feedback operational amplifiers. These devices are trimmed in package to offer high-precision performance with a maximum input offset voltage of 95 μ V and offset drift of 1.2 μ V/ $^{\circ}$ C for high accuracy measurements over temperature.

Consuming only 800 μ A per channel, the OPAx863A offer a gain-bandwidth product of 50MHz, slew rate of 100V/ μ s, and a voltage noise density of 6.3nV/ $\sqrt{\text{Hz}}$. The rail-to-rail input stage with 2.7V supply operation is useful in portable, battery-powered applications. The rail-to-rail input stage is well matched for gain-bandwidth product and noise across the full input common-mode voltage range, enabling excellent performance with wide-input dynamic range.


The OPAx863A include overload power limiting to limit the increase in I_Q with saturated outputs, thereby preventing excessive power dissipation in power-conscious, battery-operated systems. The output stage is short-circuit protected, making these devices conducive to ruggedized environments.

Device Information


PART NUMBER ⁽¹⁾	CHANNEL COUNT	PACKAGE ⁽²⁾
OPA863A	Single	DBV (SOT-23, 5)
OPA2863A	Dual	D (SOIC, 8)
		DGK (VSSOP, 8)
		DSN (USON, 10)

(1) See [Section 4](#).

(2) For more information, see [Section 11](#).



OPAx863A as a Precision SAR ADC Input Driver



Precision Performance With Low Input-Offset-Voltage Drift



Table of Contents

1 Features	1	7.2 Functional Block Diagram.....	19
2 Applications	1	7.3 Feature Description.....	20
3 Description	1	7.4 Device Functional Modes.....	21
4 Device Comparison Table	2	8 Application and Implementation	22
5 Pin Configuration and Functions	3	8.1 Application Information.....	22
6 Specifications	4	8.2 Typical Applications.....	22
6.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	24
6.2 ESD Ratings.....	4	8.4 Layout.....	24
6.3 Recommended Operating Conditions.....	4	9 Device and Documentation Support	26
6.4 Thermal Information OPA863A.....	5	9.1 Documentation Support.....	26
6.5 Thermal Information OPA2863A.....	5	9.2 Receiving Notification of Documentation Updates.....	26
6.6 Electrical Characteristics $V_S = \pm 5\text{ V}$	6	9.3 Support Resources.....	26
6.7 Electrical Characteristics $V_S = 3\text{ V}$	8	9.4 Trademarks.....	26
6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$	10	9.5 Electrostatic Discharge Caution.....	26
6.9 Typical Characteristics: $V_S = 3\text{ V}$	15	9.6 Glossary.....	26
6.10 Typical Characteristics: $V_S = 3\text{ V to } 10\text{ V}$	17	10 Revision History	26
7 Detailed Description	19	11 Mechanical, Packaging, and Orderable Information	26
7.1 Overview.....	19		

4 Device Comparison Table

DEVICE	$\pm V_S$ (V)	I_Q /CHANNEL (mA)	GBWP (MHz)	SLEW RATE (V/ μ s)	VOLTAGE NOISE (nV/ $\sqrt{\text{Hz}}$)	AMPLIFIER DESCRIPTION
OPAx863A	± 6.3	0.80	50	100	6.3	Unity-gain stable RRIO bipolar amplifier
LMH6643	± 6.4	2.7	65	130	17	Unity-gain stable NRI/RRO bipolar amplifier
OPA810	± 13.5	3.6	70	200	6.3	Unity-gain stable RRIO FET-input amplifier
OPA837	± 2.7	0.6	50	105	4.7	Unity-gain stable NRI/RRO bipolar amplifier
OPA607	± 2.75	0.9	50	24	3.8	Decompensated gain of 6 V/V stable CMOS amplifier

5 Pin Configuration and Functions




Figure 5-1. OPA863A DBV Package, 5-Pin SOT-23 (Top View)

Table 5-1. Pin Functions: OPA863A

PIN		TYPE	DESCRIPTION
NAME	NO.		
VIN+	3	Input	Noninverting input pin
VIN–	4	Input	Inverting input pin
VOUT	1	Output	Output pin
VS–	2	Power	Negative power-supply pin
VS+	5	Power	Positive power-supply pin




Figure 5-2. OPA2863A D Package, 8-Pin SOIC and DGK Package, 8-Pin VSSOP (Top View)




Figure 5-3. OPA2863A DSN Package, 10-Pin USON With Exposed Thermal Pad (Top View)

Table 5-2. Pin Functions: OPA2863A

PIN			TYPE	DESCRIPTION
NAME	NO.			
	D (SOIC), DGK (VSSOP)	DSN (USON)		
PD1	—	5	Input	Amplifier 1 power down. Low = disabled, high = enabled
PD2	—	6	Input	Amplifier 2 power down. Low = disabled, high = enabled
VIN1–	2	2	Input	Amplifier 1 inverting input pin
VIN1+	3	3	Input	Amplifier 1 noninverting input pin
VIN2–	6	8	Input	Amplifier 2 inverting input pin
VIN2+	5	7	Input	Amplifier 2 noninverting input pin
VOUT1	1	1	Output	Amplifier 1 output pin
VOUT2	7	9	Output	Amplifier 2 output pin
VS–	4	4	Power	Negative power-supply pin
VS+	8	10	Power	Positive power-supply pin
Thermal pad	—	Thermal pad	—	Thermal pad. Electrically isolated from the device. Connect to a heat-spreading plane, typically ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{S-} to V_{S+}	Supply voltage		13	V
	Supply turn-on/off maximum dV/dt		1	V/ μ s
V_I	Input voltage	$V_{S-} - 0.5$	$V_{S+} + 0.5$	V
V_{ID}	Differential input voltage		± 1	V
I_I	Continuous input current ⁽²⁾		± 10	mA
I_O	Continuous output current ⁽³⁾		± 30	mA
	Continuous power dissipation	See Thermal Information		
T_J	Junction temperature		150	$^{\circ}$ C
T_A	Operating ambient temperature	-40	125	$^{\circ}$ C
T_{stg}	Storage temperature	-65	150	$^{\circ}$ C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Continuous input current limit for both the ESD diodes to the supply pins and amplifier differential input clamp diode. The differential input clamp diodes limit the voltage between the two inputs to 1 V with this continuous input current flowing through these diodes.
- (3) Long-term continuous current for electromigration limits.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	± 1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{S-} to V_{S+}	Total supply voltage	2.7	10	12.6	V
T_A	Ambient temperature	-40	25	125	$^{\circ}$ C

6.4 Thermal Information OPA863A

THERMAL METRIC ⁽¹⁾		OPA863A	UNIT
		DBV (SOT-23)	
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	191.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	122.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	65.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	91.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information OPA2863A

THERMAL METRIC ⁽¹⁾		OPA2863A			UNIT
		D (SOIC)	DGK (VSSOP)	DSN (USON)	
		8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120.0	180.3	52.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.3	67.5	41.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.2	101.9	25.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.2	9.8	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.5	100.1	25.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	8.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics $V_S = \pm 5\text{ V}$

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, input and output common-mode is at mid-supply, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 20\text{ mV}_{PP}$, $G = 1$		105		MHz
GBWP	Gain-bandwidth product			50		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 2\text{ V}_{PP}$		14		MHz
	Bandwidth for 0.1-dB flatness	$V_{OUT} = 20\text{ mV}_{PP}$		15		MHz
SR	Slew rate	$V_{OUT} = 2\text{-V step}$		100		V/ μs
	Rise, fall time	$V_{OUT} = 200\text{-mV step}$		9		ns
	Settling time	To 0.1%, $V_{OUT} = 2\text{-V step}$		50		ns
		To 0.01%, $V_{OUT} = 2\text{-V step}$		70		
	Overshoot and undershoot	$V_{OUT} = 2\text{-V step}$		1		%
	Overdrive recovery time	$G = -1$, 0.5-V overdrive beyond supplies		70		ns
		$G = 1$, 0.5-V overdrive beyond supplies		90		
HD2	Second-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-129		dBc
HD3	Third-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-138		dBc
HD2	Second-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-107		dBc
HD3	Third-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-125		dBc
e_N	Input voltage noise			6.3		nV/ $\sqrt{\text{Hz}}$
i_N	Input current noise			0.5		pA/ $\sqrt{\text{Hz}}$
	Closed-loop output impedance	$f = 1\text{ MHz}$		0.2		Ω
	Channel-to-channel crosstalk	$f = 1\text{ MHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-120		dBc
DC PERFORMANCE						
A_{OL}	Open-loop voltage gain	$V_{OUT} = \pm 2.5\text{ V}$	110	128		dB
V_{OS}	Input-referred offset voltage		-95	± 10	95	μV
	Input offset voltage drift	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-1.2	± 0.3	1.2	$\mu\text{V}/^\circ\text{C}$
	Input bias current	$T_A \approx 25^\circ\text{C}$		0.3	0.73	μA
		$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			1.2	
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1.6	
	Input bias current drift	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		± 3		nA/ $^\circ\text{C}$
	Input offset current		-30	± 10	30	nA
INPUT						
	Input common-mode voltage		$V_{S-}-0.2$		$V_{S+}+0.2$	V
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2\text{ V}$ to $V_{S+} - 1.6\text{ V}$	95	120		dB
	Input impedance common-mode			650 0.8		M Ω pF
	Input impedance differential mode			200 0.5		k Ω pF
OUTPUT						
V_{OL}	Output voltage, low	$T_A \approx 25^\circ\text{C}$		$V_{S-}+0.14$	$V_{S-}+0.2$	V
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$V_{S-}+0.15$	$V_{S-}+0.22$	
V_{OH}	Output voltage, high	$T_A \approx 25^\circ\text{C}$	$V_{S+}-0.2$	$V_{S+}-0.14$		V
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{S+}-0.2$	$V_{S+}-0.15$		
	Linear output drive (sourcing and sinking)	$V_{OUT} = \pm 2.5\text{ V}$, $\Delta V_{OS} < 1\text{ mV}^{(1)}$	23	30		mA
	Short-circuit current			45		mA

6.6 Electrical Characteristics $V_S = \pm 5\text{ V}$ (continued)

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, input and output common-mode is at mid-supply, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I_Q	Quiescent current per amplifier	$T_A \approx 25^\circ\text{C}$		800	925	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1040	
PSRR	Power-supply rejection ratio	$\Delta V_S = \pm 2\text{ V}^{(2)}$	100	120		dB
POWER DOWN						
	Enable voltage threshold	Specified <i>on</i> when $> V_{S+} - 0.5\text{ V}$			4.5	V
	Disable voltage threshold	Specified <i>off</i> when $< V_{S+} - 1.5\text{ V}$	3.5			V
	Power-down quiescent current per channel	$V_{PD} \leq V_{S+} - 1.5\text{ V}$		11	28	μA
		$V_{PD} \leq V_{S+} - 1.5\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			35	
	Power-down pin bias current			1	2.5	μA
	Turn-on time delay			8		μs
	Turn-off time delay			3.5		μs
AUXILIARY INPUT STAGE						
	Gain-bandwidth product			50		MHz
	Input voltage noise			6.3		nV/ $\sqrt{\text{Hz}}$
	Input current noise			0.5		pA/ $\sqrt{\text{Hz}}$
	Input-referred offset voltage		-95	± 10	95	μV
	Input bias current	$T_A \approx 25^\circ\text{C}$		0.2	0.6	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		0.2	1.3	
	Common-mode rejection ratio	$V_{CM} = 4.1\text{ V}$ to 5.2 V		120		dB
	Power supply rejection ratio	$\Delta V_S = \pm 0.6\text{ V}$		120		dB

- (1) Change in input offset voltage from no-load condition.
- (2) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

6.7 Electrical Characteristics $V_S = 3\text{ V}$

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , input and output $V_{CM} = 1\text{ V}$, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 20\text{ mV}_{PP}$, $G = 1$		85		MHz
GBWP	Gain-bandwidth product			50		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 1\text{ V}_{PP}$		23		MHz
	Bandwidth for 0.1-dB flatness	$V_{OUT} = 20\text{ mV}_{PP}$		10		MHz
SR	Slew rate	$V_{OUT} = 1\text{-V step}$		53		V/ μs
	Rise, fall time	$V_{OUT} = 200\text{-mV step}$		10		ns
	Settling time	To 0.1%, $V_{OUT} = 1\text{-V step}$		58		ns
		To 0.01%, $V_{OUT} = 1\text{-V step}$		90		
	Overshoot	$V_{OUT} = 1\text{-V step}$		2		%
	Undershoot	$V_{OUT} = 1\text{-V step}$		16		%
	Overdrive recovery time	$G = -1$, 0.5-V overdrive beyond supplies		85		ns
		$G = 1$, 0.5-V overdrive beyond supplies		130		
HD2	Second-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-123		dBc
HD3	Third-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-132		dBc
HD2	Second-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-109		dBc
HD3	Third-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-129		dBc
e_N	Input voltage noise			6.3		nV/ $\sqrt{\text{Hz}}$
i_N	Input current noise			0.5		pA/ $\sqrt{\text{Hz}}$
	Closed-loop output impedance	$f = 1\text{ MHz}$		0.2		Ω
	Channel-to-channel crosstalk	$f = 1\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-120		dBc
DC PERFORMANCE						
A_{OL}	Open-loop voltage gain	$V_{OUT} = 1\text{ V to }2\text{ V}$	104	123		dB
V_{OS}	Input-referred offset voltage		-95	± 10	95	μV
	Input offset voltage drift	$T_A = -40^\circ\text{C to }+125^\circ\text{C}$	-1.2	± 0.3	1.2	$\mu\text{V}/^\circ\text{C}$
	Input bias current	$T_A \cong 25^\circ\text{C}$		0.3	0.73	μA
		$T_A = -40^\circ\text{C to }+85^\circ\text{C}$			1.2	
		$T_A = -40^\circ\text{C to }+125^\circ\text{C}$			1.56	
	Input bias current drift	$T_A = -40^\circ\text{C to }+125^\circ\text{C}$		± 3		nA/ $^\circ\text{C}$
	Input offset current		-30	± 10	30	nA
INPUT						
	Input common-mode voltage		$V_{S-}-0.2$		$V_{S+}+0.2$	V
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2\text{ V to }V_{S+} - 1.6\text{ V}$	92	115		dB
	Input impedance common-mode			360 0.9		M Ω pF
	Input impedance differential mode			200 0.5		k Ω pF
OUTPUT						
V_{OL}	Output voltage, low	$T_A \cong 25^\circ\text{C}$		$V_{S-}+0.13$	$V_{S-}+0.15$	V
		$T_A = -40^\circ\text{C to }+125^\circ\text{C}$		$V_{S-}+0.13$	$V_{S-}+0.16$	
V_{OH}	Output voltage, high	$T_A \cong 25^\circ\text{C}$	$V_{S+}-0.15$	$V_{S+}-0.13$		V
		$T_A = -40^\circ\text{C to }+125^\circ\text{C}$	$V_{S+}-0.15$	$V_{S+}-0.13$		
	Linear output drive (sourcing and sinking)	$V_{OUT} = \pm 0.7\text{ V}$, $\Delta V_{OS} < 1\text{ mV}^{(1)}$	23	33		mA
	Short-circuit current			45		mA

6.7 Electrical Characteristics $V_S = 3\text{ V}$ (continued)

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , input and output $V_{CM} = 1\text{ V}$, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I_Q	Quiescent current per amplifier	$T_A \approx 25^\circ\text{C}$		770	890	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			995	
PSRR	Power-supply rejection ratio	$\Delta V_S = \pm 1\text{ V}^{(2)}$	100	120		dB
POWER DOWN						
	Enable voltage threshold	Specified <i>on</i> when $> V_{S+} - 0.5\text{ V}$			2.5	V
	Disable voltage threshold	Specified <i>off</i> when $< V_{S+} - 1.5\text{ V}$	1.5			V
	Power-down quiescent current per channel	$V_{PD} \leq V_{S+} - 1.5\text{ V}$		8.5	20	μA
		$V_{PD} \leq V_{S+} - 1.5\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			30	
	Power-down pin bias current			1	2.5	μA
	Turn-on time delay			8		μs
	Turn-off time delay			3.5		μs
AUXILIARY INPUT STAGE						
	Gain-bandwidth product			50		MHz
	Input voltage noise			6.3		nV/ $\sqrt{\text{Hz}}$
	Input current noise			0.5		pA/ $\sqrt{\text{Hz}}$
	Input-referred offset voltage		-95	± 10	95	μV
	Input bias current	$T_A \approx 25^\circ\text{C}$		0.2	0.6	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		0.4	1.2	
	Common-mode rejection ratio	$V_{CM} = 2.1\text{ V}$ to 3.2 V		115		dB
	Power supply rejection ratio	$\Delta V_S = \pm 0.6\text{ V}$		115		dB

- (1) Change in input offset voltage from no-load condition.
(2) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-1. Small-Signal Frequency Response vs Gain




Figure 6-2. Small-Signal Frequency Response vs Output Load




Figure 6-3. Frequency Response vs Load Capacitance




Figure 6-4. Frequency Response vs Output Voltage




Figure 6-5. Large-Signal Frequency Response vs Gain




Figure 6-6. Harmonic Distortion vs Frequency

6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-7. Harmonic Distortion vs Gain




Figure 6-8. Small-Signal Transient Response




Figure 6-9. Large-Signal Transient Response




Figure 6-10. Input Overdrive Recovery




Figure 6-11. Output Overdrive Recovery




Figure 6-12. Input Offset Voltage vs Input Common-Mode Voltage

6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-13. Input Bias Current vs Input Common-Mode Voltage





Figure 6-14. Output Voltage vs Load Current



Output saturated and then short-circuited to opposite supply

Figure 6-15. Output Short-Circuit Current vs Ambient Temperature




Figure 6-16. Quiescent Current Distribution




Figure 6-17. Input Bias Current Distribution




Figure 6-18. Input Offset Voltage Distribution

6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-19. Input Offset Voltage Drift Distribution




Figure 6-20. Input Offset Voltage Drift Distribution




Figure 6-21. Quiescent Current vs Ambient Temperature




Figure 6-22. Input Bias Current vs Ambient Temperature




Figure 6-23. Input Offset Voltage vs Ambient Temperature




Figure 6-24. Power-Down Quiescent Current Distribution

6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-25. Turn-On Time to DC Input




Figure 6-26. Turn-Off Time to DC Input




Figure 6-27. Power-Down I_Q vs Ambient Temperature

6.9 Typical Characteristics: $V_S = 3\text{ V}$

at $V_{S+} = 3\text{ V}$, $V_{S-} = 0\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , $G = 1\text{ V/V}$, input and output $V_{CM} = 1\text{ V}$, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-28. Small-Signal Frequency Response vs Gain




Figure 6-29. Harmonic Distortion vs Frequency




Figure 6-30. Small-Signal Transient Response




Figure 6-31. Large-Signal Transient Response




Figure 6-32. Input Offset Voltage vs Input Common-Mode Voltage




Figure 6-33. Input Bias Current vs Input Common-Mode Voltage

6.9 Typical Characteristics: $V_S = 3\text{ V}$ (continued)

at $V_{S+} = 3\text{ V}$, $V_{S-} = 0\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , $G = 1\text{ V/V}$, input and output $V_{CM} = 1\text{ V}$, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-34. Output Voltage vs Load Current




Figure 6-35. Output Short-Circuit Current vs Ambient Temperature




Figure 6-36. Turn-On Time to DC Input




Figure 6-37. Turn-Off Time to DC Input




Figure 6-38. Power-Down Quiescent Current Distribution




Figure 6-39. Power-Down I_Q vs. Ambient Temperature

6.10 Typical Characteristics: $V_S = 3\text{ V to }10\text{ V}$

at $V_{OUT} = 2\text{ V}_{PP}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \approx 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-40. Open-Loop Gain and Phase vs Frequency




Figure 6-41. Frequency Response vs Supply Voltage




Figure 6-42. Input Voltage Noise Density vs Frequency




Figure 6-43. Input Current Noise Density vs Frequency




Figure 6-44. Common-Mode Rejection Ratio vs Frequency




Figure 6-45. Power Supply Rejection Ratio vs Frequency

6.10 Typical Characteristics: $V_S = 3\text{ V to }10\text{ V}$ (continued)

at $V_{OUT} = 2\text{ V}_{PP}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-46. Open-Loop Output Impedance vs Frequency




Figure 6-47. Crosstalk vs Frequency

7.3 Feature Description

7.3.1 Input Stage

The OPAx863A include a rail-to-rail input stage. The main stage differential pair using PNP bipolar transistors operates for common-mode input voltages from $V_{S-} - 0.2\text{ V}$ to $V_{S+} - 1.6\text{ V}$. The amplifier inputs transition into the auxiliary stage using NPN transistors for common-mode input voltages from $V_{S+} - 1.6\text{ V}$ till $V_{S+} + 0.2\text{ V}$. The PNP and NPN input stages offer a gain-bandwidth product of 50 MHz and a voltage noise density of 6.3 nV/ $\sqrt{\text{Hz}}$. The offset voltage for the two input stages is matched to lie within the device specifications. The auxiliary NPN input stage does not use the slew-boost circuit during large-signal transient response. The input bias current for the PNP and NPN input stages is opposite in polarity, which adds an additional offset based on the values of the gain-setting and feedback resistors. A common-mode input voltage transition between these input stages causes a crossover distortion that must be considered in high-frequency applications requiring excellent linearity. Limit the common-mode input voltage to $V_{S+} - 1.6\text{ V}$ (maximum) for main-stage operation across process and ambient temperature.

The OPAx863A are bipolar amplifiers; therefore, the two inputs are protected with antiparallel back-to-back diodes between the inputs, which limits the maximum input differential voltage to 1 V. The amplifier is slew limited, and the two inputs are pulled apart up to 1 V when the antiparallel diodes begin to conduct in very fast input or output transient conditions. Make sure to use gain-setting and feedback resistors large enough to limit the current through these diodes in such conditions.

7.3.2 Output Stage

The OPAx863A feature a rail-to-rail output stage with possible signal swing from $V_{S-} + 0.2\text{ V}$ to $V_{S+} - 0.2\text{ V}$. Violating the output headroom of either supply causes output signal clipping and introduces distortion.

The OPAx863A integrate an output short-circuit protection circuit that makes the device rugged for use in real-world applications.

7.3.2.1 Overload Power Limit

During overload or fault conditions, bipolar rail-to-rail output (RRO) amplifiers consume excessive quiescent current (five to seven times) with saturated outputs. With saturated outputs, the output signal is clipped with much higher base current from output predriver stage which results in increase in device quiescent current. During this condition, the negative feedback control is disabled and an input differential voltage appears thereby resulting in an input overdrive. During input overdrive, the slew boost circuit engages causing increase in the tail current and hence the device quiescent current. This overall increase in quiescent current can cause excessive battery discharge in portable products shortening operating lifetime or disturb the thermal equilibrium causing irreversible damage due to increased system power dissipation in a multichannel design.

The OPAx863A includes an intelligent overload detection circuit that monitors for output saturation and limits the base drive from output predriver circuit and disables the slew boost circuit in this condition. [Table 7-1](#) compares the increase in quiescent current with 500-mV input overdrive for OPAx863A devices and other voltage-feedback amplifiers without overload power limit.

Table 7-1. Quiescent Current with Saturated Outputs

DEVICE	INPUT DIFFERENTIAL VOLTAGE	QUIESCENT CURRENT DURING OVERLOAD	INCREASE IN I_Q FROM STEADY-STATE CONDITION
OPAx863A with overload power limit	500 mV	1.4 mA	1.8 ×
Competitor amplifier without overload power limit	500 mV	4.05 mA	7.1 ×

7.3.3 ESD Protection

As Figure 7-1 shows, all device pins are protected with internal ESD protection diodes to the power supplies. These diodes provide moderate protection to input overdrive voltages greater than the supplies. The protection diodes typically support 10-mA continuous input and output currents. Use series current limiting resistors if input voltages exceeding the supply voltages occur at the amplifier inputs, which makes sure that the current through the ESD diodes remains within the rated value. OPAx863A is a bipolar amplifier; therefore, the two inputs are protected with antiparallel, back-to-back diodes between the inputs that limits the maximum input differential voltage to approximately 1 V. Make sure to use gain-setting and feedback resistors large enough to limit the current through these diodes in fast slewing conditions.




Figure 7-1. Internal ESD Protection

7.4 Device Functional Modes

7.4.1 Power-Down Mode

The OPAx863A includes a power-down mode for low-power standby operation with a quiescent current of 8.5 μ A (typical) and high output impedance. Many low-power systems are active for only a small time interval when the parameters of interest are measured and remain in low-power standby mode for a majority of the time, for an overall small average power consumption. The OPAx863A enables such low-power operation with quick turn-on within less than 8 μ s. See the *Electrical Characteristics* tables for power-down pin control thresholds.

The OPAx863A is enabled with the $\overline{\text{PD}}$ pin driven to $V_{S+} - 0.5$ V or greater. The device powers down if the $\overline{\text{PD}}$ pin is driven to $V_{S+} - 1.5$ V or less with a driver device capable of sinking approximately 1 μ A (typical) current from the $\overline{\text{PD}}$ pin. If level translation is needed to realize the $\overline{\text{PD}}$ pin thresholds for enable or power-down modes of operation, use an external pullup resistor from $\overline{\text{PD}}$ pin to V_{S+} driven with an open-collector output.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The OPAx863A are classic voltage-feedback amplifiers, where each channel has two high-impedance inputs and a low-impedance output. These devices feature a GBW of 50 MHz, 6.3-nV/ $\sqrt{\text{Hz}}$ noise, RRIO capability, and high-precision performance consuming only 800 μA of quiescent current. These features make the OPAx863A an excellent choice for use in precision data acquisition, reference buffering with fast settling, high gain, and filter circuits. The overload power limit feature makes the OPAx863A truly low power in high-gain multichannel systems, and limits any increase in quiescent current during output overload conditions.

8.2 Typical Applications

8.2.1 Active Filters

Active filter circuits are used to amplify signals in the pass band, attenuate signals in the stop band, and also limit the integrated noise at the amplifier output. The OPAx863A, with a wide bandwidth and high-precision performance, is an excellent device for designing multifeedback (MFB) low-pass filter circuits.

8.2.1.1 Design Requirements

This section discusses the design of a MFB low-pass active filter with a cut-off frequency at 2 MHz and the impact of amplifier gain-bandwidth (GBW) on filter performance.

8.2.1.2 Detailed Design Procedure

Figure 8-1 shows the use of OPAx863A in a second-order multifeedback (MFB) low-pass filter with a cut-off frequency of 2 MHz. The frequency response of the circuit in Figure 8-1 is compared for various amplifiers with different gain-bandwidth products and shown in Figure 8-2:




Figure 8-1. MFB Low-Pass Filter Circuit Using the OPAx863A

Table 8-1. Impact of Amplifier GBW on Cutoff Frequency

DEVICE	GBW (MHz)	CUTOFF FREQUENCY (MHz)
TLV9051	5	1.59
LMV641	10	1.78
OPA2834	20	1.87
OPAx863A	50	1.95
OPA836	110	1.98

Table 8-1 provides the following benefits of using OPAx863A in an MFB low-pass filter circuit:

- High-precision measurements with low offset voltage across the operating temperature range for low-frequency signals in pass band
- High linearity due to the larger GBW and loop gain for low-frequency signals in pass band
- Higher accuracy of cutoff frequency and smaller variations over process and temperature
- Small integrated output noise due to low-pass filtering

Based on Figure 8-2, and as with the OPAx863A, use an amplifier with a gain bandwidth product at least $20 \times$ greater than the filter cutoff frequency. This configuration results in a high-precision and high-linearity, low-pass-filter design.

8.2.1.3 Application Curves




Figure 8-2. MFB Low-Pass Filter Frequency Response vs GBW

8.2.2 Low-Power SAR ADC Driver and Reference Buffer

Figure 8-3 shows the use of the OPAx863A as a SAR ADC input driver driving the .ADS7057 sensors, which are used for interface with the physical environment, exhibit high output impedance, and cannot drive SAR ADC inputs directly. A wide-GBW amplifier, such as the OPAx863A, is needed to charge the switching capacitors at the SAR ADC input, and quickly settle to the required accuracy within the given acquisition time. The OPAx863A wide-GBW, high precision performance enables fast settling, high accuracy sensor measurements, and reference buffering for precision ADCs.




Figure 8-3. OPAx863A as a Precision SAR ADC Driver

8.3 Power Supply Recommendations

The OPAx863A is intended to operate on supplies ranging from 2.7 V to 12.6 V. The OPAx863A devices operate on single-sided supplies, split and balanced bipolar supplies, or unbalanced bipolar supplies. Operating from a single supply has numerous advantages. The dc errors, due to the $-PSRR$ term, can be minimized with the negative supply at ground. Typically, ac performance improves slightly at 10-V operation with minimal increase in supply current. Minimize the distance (< 0.1 in) from the power supply pins to high-frequency, 0.01- μ F decoupling capacitors. A larger capacitor (2.2 μ F typical) is used along with a high-frequency, 0.01- μ F supply-decoupling capacitor at the device supply pins. Only the positive supply has these capacitors for single-supply operation. Use these capacitors from each supply to ground when a split-supply is used. If necessary, place the larger capacitors further from the device and share these capacitors among several devices in the same area of the printed circuit board (PCB). An optional supply decoupling capacitor across the two power supplies (for split-supply operation) reduces second harmonic distortion.

8.4 Layout

8.4.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier (like the OPAx863A) requires careful attention to board layout parasitics and external component types. The [High Speed Amplifiers Generic DSN Evaluation Module user's guide](#) can be used as a reference when designing the circuit board. Recommendations that optimize performance includes the following:

1. **Minimize parasitic capacitance** to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability on the noninverting input and can react with the source impedance to cause unintentional band-limiting. Open a window around the signal I/O pins in all of the ground and power planes around those pins to reduce unwanted capacitance. Otherwise, ground and power planes must be unbroken elsewhere on the board.
2. **Minimize the distance** (< 0.1 in) from the power-supply pins to high-frequency 0.01- μ F decoupling capacitors. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Always decouple the power-supply connections these capacitors. Use larger (2.2- μ F to 6.8- μ F) decoupling capacitors, effective at lower frequency, on the supply pins. These capacitors can be placed somewhat farther from the device and shared among several devices in the same area of the PCB.
3. **Carefully select and place external components to preserve the high-frequency performance of the OPAx863A.** Use low-reactance-type resistors. Surface-mount resistors work best and allow a tighter overall layout. Place other network components, such as noninverting input termination resistors, close to the package. Keep resistor values as low as possible and consistent with load-driving considerations. Lower the resistor values to keep the resistor noise terms low and minimize the effect of the parasitic capacitance. Lower resistor values, however, increase the dynamic power consumption because R_F and R_G become part of the amplifier output load network.

8.4.2 Layout Example




Figure 8-4. Layout Recommendation for Dual-Channel DGK Package




Figure 8-5. Layout Recommendation for Dual-Channel DSN Package

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [High Speed Amplifiers Generic DSN Evaluation Module user's guide](#)
- Texas Instruments, [Single-Supply Op Amp Design Techniques application report](#)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (October 2024) to Revision G (December 2024) Page

- Changed DGK (VSSOP, 8) package status from preview to production data (active)..... **1**

Changes from Revision E (June 2024) to Revision F (October 2024) Page

- Changed D (SOIC, 8) package status from preview to production data (active)..... **1**

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2863ADGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28A3
OPA2863ADGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28A3
OPA2863ADR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2863A
OPA2863ADR.B	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2863A
OPA2863AIDSNR	Active	Production	SON (DSN) 10	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2863A
OPA2863AIDSNR.B	Active	Production	SON (DSN) 10	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2863A
OPA863ADBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	O863A
OPA863ADBVR.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	O863A
XOPA2863ADGKR.B	Active	Preproduction	VSSOP (DGK) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XOPA2863ADR.B	Active	Preproduction	SOIC (D) 8	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2863ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2863ADR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2863AIDSNR	SON	DSN	10	5000	330.0	12.4	3.15	3.15	0.75	8.0	12.0	Q2
OPA863ADBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2863ADGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA2863ADR	SOIC	D	8	3000	353.0	353.0	32.0
OPA2863AIDSNR	SON	DSN	10	5000	364.0	357.0	31.0
OPA863ADBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT





1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X


4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

DSN (S-PUSON-N10)

PLASTIC QUAD FLATPACK NO-LEAD



4209052/B 11/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - $\triangle$ D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated