

LMH6321 300 mA High Speed Buffer with Adjustable Current Limit

1 Features

- High slew rate 1800 V/ μ s
- Wide bandwidth 110 MHz
- Continuous output current ± 300 mA
- Output current limit tolerance ± 5 mA $\pm 5\%$
- Wide supply voltage range 5 V to ± 15 V
- Wide temperature range -40°C to $+125^{\circ}\text{C}$
- Adjustable current limit
- High capacitive load drive
- Thermal shutdown error flag

2 Applications

- Line driver
- [Pin driver](#)
- [Sonar driver](#)
- [Motor control](#)

3 Description

The LMH6321 is a high speed unity gain buffer that slews at 1800 V/ μ s and has a small signal bandwidth of 110 MHz while driving a 50 Ω load. It can drive ± 300 mA continuously and will not oscillate while driving large capacitive loads.

The LMH6321 features an adjustable current limit. The current limit is continuously adjustable from 10 mA to 300 mA with a ± 5 mA $\pm 5\%$ accuracy. The current limit is set by adjusting an external reference current with a resistor. The current can be easily and instantly adjusted, as needed by connecting the resistor to a DAC to form the reference current. The sourcing and sinking currents share the same current limit.

The LMH6321 is available in a space saving 8-pin SO PowerPAD or a 7-pin DDPK power package. The SO PowerPAD™ package features an exposed pad on the bottom of the package to increase its heat sinking capability. The LMH6321 can be used within the feedback loop of an operational amplifier to boost the current output or as a stand alone buffer.

Table 3-1. Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
LMH6231	SO PowerPAD (8)	1.7 mm $\times$ 1.27 mm
	DDPAK (7)	4.65 mm $\times$ 1.27 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Figure 3-1. Connection Diagram: 8-Pin SO PowerPAD



A. V- pin is connected to tab on back of each package.

Figure 3-2. Connection Diagram: 7-Pin DDPK(A)



Table of Contents

1 Features	1	6.4 Source Inductance.....	16
2 Applications	1	6.5 Overvoltage Protection.....	16
3 Description	1	6.6 Bandwidth and Stability.....	17
4 Revision History	2	6.7 Output Current and Short Circuit Protection.....	17
5 Specifications	3	6.8 Thermal Management.....	18
5.1 Absolute Maximum Ratings.....	3	6.9 Error Flag Operation.....	21
5.2 Operating Ratings.....	3	6.10 Single Supply Operation.....	22
5.3 Thermal Information.....	3	6.11 Slew Rate.....	22
5.4 ± 15 V Electrical Characteristics.....	4	7 Device and Documentation Support	24
5.5 ± 5 V Electrical Characteristics.....	5	7.1 Receiving Notification of Documentation Updates.....	24
5.6 Typical Characteristics.....	7	7.2 Support Resources.....	24
6 Application Hints	15	7.3 Trademarks.....	24
6.1 Buffers.....	15	7.4 Electrostatic Discharge Caution.....	24
6.2 Supply Bypassing.....	15	7.5 Glossary.....	24
6.3 Load Impedance.....	16	8 Mechanical, Packaging, and Orderable Information ..	24

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March 2013) to Revision D (September 2021)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added the <i>Device Information</i> table.....	1
• Removed the Thermal Resistance (θ_{JA}), (θ_{JC}), and SO PowerPAD Package details from the <i>Operating Ratings</i> table.....	3
• Added the <i>Thermal Information</i> section.....	3
• Added the <i>Device and Documentation Support</i> sections.....	24
• Added the <i>Mechanical, Packaging, and Orderable Information</i> section.....	24

Changes from Revision B (March 2013) to Revision C (March 2013)	Page
• Changed layout of National Data Sheet to TI format.....	22

5 Specifications

5.1 Absolute Maximum Ratings

See (1) (2)

ESD Tolerance (3)	Human Body Model	2.5 kV
	Machine Model	250 V
Supply Voltage		36 V (±18 V)
Input to Output Voltage (4)		±5 V
Input Voltage		±V _{SUPPLY}
Output Short-Circuit to GND (5)		Continuous
Storage Temperature Range		–65°C to +150°C
Junction Temperature (T _{JMAX})		+150°C
Lead Temperature (Soldering, 10 seconds)		260°C
Power Dissipation		(6)
C _L Pin to GND Voltage		±1.2 V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specifications and the test conditions, see the Electrical Characteristics Table.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model is 1.5 kΩ in series with 100 pF. Machine Model is 0 Ω in series with 200 pF.
- (4) If the input-output voltage differential exceeds ±5 V, internal clamping diodes will turn on. The current through these diodes should be limited to 5 mA max. Thus for an input voltage of ±15 V and the output shorted to ground, a minimum of 2 kΩ should be placed in series with the input.
- (5) The maximum continuous current must be limited to 300 mA. See [Section 6](#) for more details.
- (6) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} – T_A) / θ_{JA}. See [Section 6.8](#) of [Section 6](#).

5.2 Operating Ratings

Operating Temperature Range	–40°C to +125°C
Operating Supply Range	5 V to ±16 V

5.3 Thermal Information

THERMAL METRIC ¹		LMH6321		UNIT
		DDA SO Power Pad	DDAPAK	
		8 Pins	7 Pins	
R _{θJA}	Junction-to-ambient thermal resistance	37.8	21.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	51.6	34.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	11.7	6.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.5	3.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	11.7	6.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.6	1.1	°C/W

5.4 ±15 V Electrical Characteristics

The following specifications apply for Supply Voltage = ±15 V, $V_{CM} = 0$, $R_L \geq 100 \text{ k}\Omega$ and $R_S = 50 \text{ }\Omega$, C_L open, unless otherwise noted. *Italicized* limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
A_V	Voltage Gain	$R_L = 1 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{ V}$	0.99 <i>0.98</i>	0.995		V/V
		$R_L = 50 \text{ }\Omega$, $V_{IN} = \pm 10 \text{ V}$	0.86 <i>0.84</i>	0.92		V/V
V_{OS}	Input Offset Voltage	$R_L = 1 \text{ k}\Omega$, $R_S = 0 \text{ V}$		±4	±35 ±52	mV
I_B	Input Bias Current	$V_{IN} = 0 \text{ V}$, $R_L = 1 \text{ k}\Omega$, $R_S = 0 \text{ V}$		±2	±15 ±17	μA
R_{IN}	Input Resistance	$R_L = 50 \text{ }\Omega$		250		kΩ
C_{IN}	Input Capacitance			3.5		pF
R_O	Output Resistance	$I_O = \pm 10 \text{ mA}$		5		Ω
I_S	Power Supply Current	$R_L = \infty$, $V_{IN} = 0$		11	14.5 16.5	mA
		750 μA into C_L Pin		14.9	18.5 20.5	
V_{O1}	Positive Output Swing	$I_O = 300 \text{ mA}$, $R_S = 0 \text{ V}$, $V_{IN} = \pm V_S$	11.2 10.8	11.9		V
	Negative Output Swing	$I_O = 300 \text{ mA}$, $R_S = 0 \text{ V}$, $V_{IN} = \pm V_S$		-11.3	-10.3 -9.8	
V_{O2}	Positive Output Swing	$R_L = 1 \text{ k}\Omega$, $R_S = 0 \text{ V}$, $V_{IN} = \pm V_S$	13.1 12.9	13.4		V
	Negative Output Swing	$R_L = 1 \text{ k}\Omega$, $R_S = 0 \text{ V}$, $V_{IN} = \pm V_S$		-13.4	-12.9 -12.6	
V_{O3}	Positive Output Swing	$R_L = 50 \text{ }\Omega$, $R_S = 0 \text{ V}$, $V_{IN} = \pm V_S$	11.6 11.2	12.2		V
	Negative Output Swing	$R_L = 50 \text{ }\Omega$, $R_S = 0 \text{ V}$, $V_{IN} = \pm V_S$		-11.9	-10.9 -10.6	
V_{EF}	Error Flag Output Voltage	$R_L = \infty$, $V_{IN} = 0$, EF pulled up with 5 kΩ to +5 V	Normal	5.00		V
			During Thermal Shutdown	0.25		
T_{SH}	Thermal Shutdown Temperature	Measure Quantity is Die (Junction) Temperature		168		°C
		Hysteresis		10		
I_{SH}	Supply Current at Thermal Shutdown	EF pulled up with 5 kΩ to +5 V		3		mA
PSSR	Power Supply Rejection Ratio	$R_L = 1 \text{ k}\Omega$, $V_{IN} = 0 \text{ V}$, $V_S = \pm 5 \text{ V}$ to $\pm 15 \text{ V}$	Positive	58 54	66	dB
			Negative	58 54	64	
SR	Slew Rate	$V_{IN} = \pm 11 \text{ V}$, $R_L = 1 \text{ k}\Omega$		2900		V/μs
		$V_{IN} = \pm 11 \text{ V}$, $R_L = 50 \text{ }\Omega$		1800		
BW	-3 dB Bandwidth	$V_{IN} = \pm 20 \text{ mV}_{PP}$, $R_L = 50 \text{ }\Omega$		110		MHz
LSBW	Large Signal Bandwidth	$V_{IN} = 2 \text{ V}_{PP}$, $R_L = 50 \text{ }\Omega$		48		MHz
HD2	2 nd Harmonic Distortion	$V_O = 2 \text{ V}_{PP}$, $f = 100 \text{ kHz}$	$R_L = 50 \text{ }\Omega$	-59		dBc
			$R_L = 100 \text{ }\Omega$	-70		
		$V_O = 2 \text{ V}_{PP}$, $f = 1 \text{ MHz}$	$R_L = 50 \text{ }\Omega$	-57		
			$R_L = 100 \text{ }\Omega$	-68		

5.4 ±15 V Electrical Characteristics (continued)

The following specifications apply for Supply Voltage = ±15 V, $V_{CM} = 0$, $R_L \geq 100 \text{ k}\Omega$ and $R_S = 50 \text{ }\Omega$, C_L open, unless otherwise noted. *Italicized* limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ\text{C}$.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
HD3	3rd Harmonic Distortion	$V_O = 2 V_{PP}$, $f = 100 \text{ kHz}$	$R_L = 50 \text{ }\Omega$		-59		dBc
			$R_L = 100 \text{ }\Omega$		-70		
		$V_O = 2 V_{PP}$, $f = 1 \text{ MHz}$	$R_L = 50 \text{ }\Omega$		-62		
			$R_L = 100 \text{ }\Omega$		-73		
e_n	Input Voltage Noise	$f \geq 10 \text{ kHz}$			2.8		nV/ $\sqrt{\text{Hz}}$
i_n	Input Current Noise	$f \geq 10 \text{ kHz}$			2.4		pA/ $\sqrt{\text{Hz}}$
I_{SC1}	Output Short Circuit Current Source ⁽¹⁾	$V_O = 0 \text{ V}$, Program Current into $C_L = 25 \text{ }\mu\text{A}$	Sourcing $V_{IN} = +3 \text{ V}$	4.5 4.5	10	15.5 15.5	mA
			Sinking $V_{IN} = -3 \text{ V}$	4.5 4.5	10	15.5 15.5	
		$V_O = 0 \text{ V}$ Program Current into $C_L = 750 \text{ }\mu\text{A}$	Sourcing $V_{IN} = +3 \text{ V}$	280 273	295	308 325	mA
			Sinking $V_{IN} = -3 \text{ V}$	280 275	295	310 325	
I_{SC2}	Output Short Circuit Current Source	$R_S = 0 \text{ V}$, $V_{IN} = +3 \text{ V}$ ^{(1) (2)}		320 300	570	750 920	mA
	Output Short Circuit Current Sink	$R_S = 0 \text{ V}$, $V_{IN} = -3 \text{ V}$ ^{(1) (2)}		300 305	515	750 910	
V/I Section							
CLV_{OS}	Current Limit Input Offset Voltage	$R_L = 1 \text{ k}\Omega$, $GND = 0 \text{ V}$			± 0.5	± 4.0 ± 8.0	mV
CL_{IB}	Current Limit Input Bias Current	$R_L = 1 \text{ k}\Omega$		-0.5 -0.8	-0.2		μA
CL_{CMRR}	Current Limit Common Mode Rejection Ratio	$R_L = 1 \text{ k}\Omega$, $GND = -13 \text{ to } +14 \text{ V}$		60 56	69		dB

(1) $V_{IN} = +$ or -4 V at $T_J = -40^\circ\text{C}$.

(2) For the condition where the C_L pin is left open the output current should not be continuous, but instead, should be limited to low duty cycle pulse mode such that the RMS output current is less than or equal to 300 mA.

5.5 ±5 V Electrical Characteristics

The following specifications apply for Supply Voltage = ±5 V, $V_{CM} = 0$, $R_L \geq 100 \text{ k}\Omega$ and $R_S = 50 \text{ }\Omega$, C_L Open, unless otherwise noted. *Italicized* limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
A_V	Voltage Gain	$R_L = 1 \text{ k}\Omega$, $V_{IN} = \pm 3 \text{ V}$	0.99 0.98	0.994		V/V
		$R_L = 50 \text{ }\Omega$, $V_{IN} = \pm 3 \text{ V}$	0.86 0.84	0.92		
V_{OS}	Offset Voltage	$R_L = 1 \text{ k}\Omega$, $R_S = 0 \text{ V}$		±2.5	±35 ±50	mV
I_B	Input Bias Current	$V_{IN} = 0 \text{ V}$, $R_L = 1 \text{ k}\Omega$, $R_S = 0 \text{ V}$		±2	±15 ±17	μA
R_{IN}	Input Resistance	$R_L = 50 \text{ }\Omega$		250		kΩ
C_{IN}	Input Capacitance			3.5		pF
R_O	Output Resistance	$I_{OUT} = \pm 10 \text{ mA}$		5		Ω
I_S	Power Supply Current	$R_L = \infty$, $V_{IN} = 0 \text{ V}$		10	13.5 14.7	mA
		750 μA into CL Pin		14	17.5 19.5	

5.5 ± 5 V Electrical Characteristics (continued)

The following specifications apply for Supply Voltage = ± 5 V, $V_{CM} = 0$, $R_L \geq 100$ k Ω and $R_S = 50$ Ω , C_L Open, unless otherwise noted. *Italicized* limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ\text{C}$.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
V _{O1}	Positive Output Swing	I _O = 300 mA, R _S = 0 V, V _{IN} = ±V _S		1.3 0.9	1.9		V
	Negative Output Swing	I _O = 300 mA, R _S = 0 V, V _{IN} = ±V _S			−1.3	−0.5 −0.1	
V _{O2}	Positive Output Swing	R _L = 1 kΩ, R _S = 0 V, V _{IN} = ±V _S		3.2 2.9	3.5		V
	Negative Output Swing	R _L = 1 kΩ, R _S = 0 V, V _{IN} = ±V _S			−3.5	−3.1 −2.9	V
V _{O3}	Positive Output Swing	R _L = 50 Ω, R _S = 0 V, V _{IN} = ±V _S		2.8 2.5	3.1		V
	Negative Output Swing	R _L = 50 Ω, R _S = 0 V, V _{IN} = ±V _S			−3.0	−2.6 −2.4	V
PSSR	Power Supply Rejection Ratio	R _L = 1 kΩ, V _{IN} = 0, V _S = ±5 V to ±15 V	Positive	58 54	66		dB
			Negative	58 54	64		
I _{SC1}	Output Short Circuit Current	V _O = 0 V, Program Current into C _L = 25 μA	Sourcing V _{IN} = +3 V	4.5 4.5	9	14.0 15.5	mA
			Sinking V _{IN} = −3 V	4.5 4.5	9	14.0 15.5	
		V _O = 0 V, Program Current into C _L = 750 μA	Sourcing V _{IN} = +3 V	275 270	290	305 320	
			Sinking V _{IN} = −3 V	275 270	290	310 320	
I _{SC2}	Output Short Circuit Current Source	R _S = 0 V, V _{IN} = +3 V 1 2		300	470		mA
	Output Short Circuit Current Sink	R _S = 0 V, V _{IN} = −3 V 1 2		300	400		
SR	Slew Rate	V _{IN} = ±2 V _{PP} , R _L = 1 kΩ			450		V/μs
		V _{IN} = ±2 V _{PP} , R _L = 50 Ω			210		
BW	−3 dB Bandwidth	V _{IN} = ±20 mV _{PP} , R _L = 50 Ω			90		MHz
LSBW	Large Signal Bandwidth	V _{IN} = 2 V _{PP} , R _L = 50 Ω			39		MHz
T _{SD}	Thermal Shutdown	Temperature			170		°C
		Hysteresis			10		
V/I Section							
CLV _{OS}	Current Limit Input Offset Voltage	R _L = 1 kΩ, GND = 0 V			2.7	+5 ±5.0	mV
CL _I _B	Current Limit Input Bias Current	R _L = 1 kΩ, C _L = 0 V		−0.5 −0.6	−0.2		μA
CL CMRR	Current Limit Common Mode Rejection Ratio	R _L = 1 kΩ, GND = −3 V to +4 V		60 56	65		dB

- $V_{IN} = +$ or -4 V at $T_J = -40^\circ\text{C}$.
- For the condition where the C_L pin is left open the output current should not be continuous, but instead, should be limited to low duty cycle pulse mode such that the RMS output current is less than or equal to 300 mA.

5.6 Typical Characteristics




Figure 5-1. Overshoot vs. Capacitive Load




Figure 5-2. Slew Rate




Figure 5-3. Slew Rate




Figure 5-4. Small Signal Step Response




Figure 5-5. Small Signal Step Response




Figure 5-6. Input Offset Voltage of Amplifier vs. Supply Voltage

5.6 Typical Characteristics (continued)




Figure 5-7. Small Signal Step Response




Figure 5-8. Small Signal Step Response




Figure 5-9. Large Signal Step Response—Leading Edge




Figure 5-10. Large Signal Step Response — Leading Edge




Figure 5-11. Large Signal Step Response — Trailing Edge




Figure 5-12. Large Signal Step Response — Trailing Edge

5.6 Typical Characteristics (continued)




Figure 5-13. Large Signal Step Response




Figure 5-14. Large Signal Step Response




Figure 5-15. Large Signal Step Response




Figure 5-16. Large Signal Step Response




Figure 5-17. Harmonic Distortion with 50 Ω Load




Figure 5-18. Harmonic Distortion with 100 Ω Load

5.6 Typical Characteristics (continued)




Figure 5-19. Harmonic Distortion with 50 Ω Load




Figure 5-20. Noise vs. Frequency




Figure 5-21. Gain vs. Frequency




Figure 5-22. Gain vs. Frequency




Figure 5-23. Gain vs. Frequency




Figure 5-24. Gain vs. Frequency

5.6 Typical Characteristics (continued)




Figure 5-25. Supply Current vs. Supply Voltage




Figure 5-26. Output Impedance vs. Sourcing Current




Figure 5-27. Output Impedance vs. Sinking Current




Figure 5-28. Output Impedance vs. Sourcing Current




Figure 5-29. Output Impedance vs. Sinking Current




Figure 5-30. Output Short Circuit Current — Sourcing vs. Program Current

5.6 Typical Characteristics (continued)




Figure 5-31. Output Short Circuit Current — Sinking vs. Program Current




Figure 5-32. Output Short Circuit Current — Sourcing vs. Program Current




Figure 5-33. Output Short Circuit Current — Sinking vs. Program Current




Figure 5-34. Positive Output Swing vs. Sourcing Current




Figure 5-35. Negative Output Swing vs. Sinking Current




Figure 5-36. Positive Output Swing vs. Sourcing Current

5.6 Typical Characteristics (continued)




Figure 5-37. Negative Output Swing vs. Sinking Current




Figure 5-38. Output Short Circuit Current — Sourcing vs. Supply Voltage




Figure 5-39. Output Short Circuit Current — Sinking vs. Supply Voltage




Figure 5-40. Positive Output Swing vs. Supply Voltage




Figure 5-41. Positive Output Swing vs. Supply Voltage




Figure 5-42. Negative Output Swing vs. Supply Voltage

5.6 Typical Characteristics (continued)




Figure 5-43. Negative Output Swing vs. Supply Voltage




Figure 5-44. Input Offset Voltage of Amplifier vs. Common Mode Voltage




Figure 5-45. Input Offset Voltage of Amplifier vs. Common Mode Voltage




Figure 5-46. Input Bias Current of Amplifier vs. Supply Voltage




Figure 5-47. Input Offset Voltage of V/I Section vs. Common Mode Voltage




Figure 5-48. Input Offset Voltage of V/I Section vs. Common Mode Voltage




Figure 6-2. 50 Ω Coaxial Cable Driver with Dual Supplies

For values of capacitors in the 10 μ F to 100 μ F range, ceramics are usually larger and more costly than tantalums but give superior AC performance for bypassing high frequency noise because of their very low ESR (typically less than 10 m Ω) and low ESL.

6.3 Load Impedance

The LMH6321 is stable under any capacitive load when driven by a 50 Ω source. As shown by [Figure 5-1](#) in [Section 5.6](#), worst case overshoot is for a purely capacitive load of about 1 nF. Shunting the load capacitance with a resistor will reduce the overshoot.

6.4 Source Inductance

Like any high frequency buffer, the LMH6321 can oscillate with high values of source inductance. The worst case condition occurs with no input resistor, and a purely capacitive load of 50 pF, where up to 100 nH of source inductance can be tolerated. With a 50 Ω load, this goes up to 200 nH. However, a 100 Ω resistor placed in series with the buffer input will ensure stability with a source inductances up to 400 nH with any load.

6.5 Overvoltage Protection

(Refer to the simplified schematic in [Figure 6-1](#)).

If the input-to-output differential voltage were allowed to exceed the Absolute Maximum Rating of 5 V, an internal diode clamp would turn on and divert the current around the compound emitter followers of Q1/Q3 (D1 – D11 for positive input), or around Q2/Q4 (D2 – D12 for negative inputs). Without this clamp, the input transistors Q1 – Q4 would zener, thereby damaging the buffer.

To limit the current through this clamp, a series resistor should be added to the buffer input (see R₁ in [Figure 6-2](#)). Although the allowed current in the clamp can be as high as 5 mA, which would suggest a 2 k Ω resistor from a 15 V source, it is recommended that the current be limited to about 1 mA, hence the 10 k Ω shown.

The reason for this larger resistor is explained in the following: One way that the input or output voltage differential can exceed the Absolute Maximum value is under a short circuit condition to ground while driving the input with up to ± 15 V. However, in the LMH6321 the maximum output current is set by the programmable Current Limit pin (C_L). The value set by this pin is specified to be accurate to 5 mA $\pm 5\%$. If the input/output differential exceeds 5 V while the output is trying to supply the maximum set current to a shorted condition or to a very low resistance load, a portion of that current will flow through the clamp diodes, thus creating an error in the total load current. If the input resistor is too low, the error current can exceed the 5 mA $\pm 5\%$ budget.

6.6 Bandwidth and Stability

As can be seen in the schematic of [Figure 6-2](#), a small capacitor is inserted in parallel with the series input resistors. The reason for this is to compensate for the natural band-limiting effect of the 1st order filter formed by this resistor and the input capacitance of the buffer. With a typical C_{IN} of 3.5 pF ([Figure 6-2](#)), a pole is created at

$$f_{p2} = 1/(2\pi R_1 C_{IN}) = 4.5 \text{ MHz} \quad (1)$$

This will band-limit the buffer and produce further phase lag. If used in an op amp-loop application with an amplifier that has the same order of magnitude of unity gain crossing as f_{p2} , this additional phase lag will produce oscillation.

The solution is to add a small feed-forward capacitor (phase lead) around the input resistor, as shown in [Figure 6-2](#). The value of this capacitor is not critical but should be such that the time constant formed by it and the input resistor that it is in parallel with (R_{IN}) be at least five times the time constant of $R_{IN}C_{IN}$. Therefore,

$$C_1 = (5R_{IN}/R_1)(C_{IN}) \quad (2)$$

from [Section 5.4](#), R_{IN} is 250 kΩ.

In the case of the example in [Figure 6-2](#), $R_{IN}C_{IN}$ produces a time-constant of 870 ns, so C_1 should be chosen to be a minimum of 4.4 μs, or 438 pF. The value of C_1 (1000 pF) shown in [Figure 6-2](#) gives 10 μs.

6.7 Output Current and Short Circuit Protection

The LMH6321 is designed to deliver a maximum continuous output current of 300 mA. However, the maximum available current, set by internal circuitry, is about 700 mA at room temperature. The output current is programmable up to 300 mA by a single external resistor and voltage source.

The LMH6321 is not designed to safely output 700 mA continuously and should not be used this way. However, the available maximum continuous current will likely be limited by the particular application and by the package type chosen, which together set the thermal conditions for the buffer (see [Section 6.8](#)) and could require less than 300 mA.

The programming of both the sourcing and sinking currents into the load is accomplished with a single resistor. [Figure 6-3](#) shows a simplified diagram of the V to I converter and I_{SC} protection circuitry that, together, perform this task.

Referring to [Figure 6-3](#), the two simplified functional blocks, labeled V/I Converter and Short Circuit Protection, comprise the circuitry of the Current Limit Control.

The V/I converter consists of error amplifier A1 driving two PNP transistors in a Darlington configuration. The two input connections to this amplifier are V_{CL} (inverting input) and GND (non-inverting input). If GND is connected to zero volts, then the high open loop gain of A1, as well as the feedback through the Darlington, will force C_L , and thus one end R_{EXT} to be at zero volts also. Therefore, as shown in [Equation 3](#) a voltage applied to the other end of R_{EXT} will force a current into this pin.

$$I_{EXT} = V_{PROG}/R_{EXT} \quad (3)$$


Through the VCL pin, I_{OUT} is programmable from 10 mA to 300 mA by setting I_{EXT} from 25 μA to 750 μA by means of a fixed R_{EXT} of 10 kΩ and making V_{PROG} variable from 0.25 V to 7.5 V. Thus, an input voltage V_{PROG} is converted to a current I_{EXT} . This current is the output from the V/I converter. It is gained up by a factor of two and sent to the Short Circuit Protection block as I_{PROG} . I_{PROG} sets a voltage drop across R_{SC} which is applied to the non-inverting input of error amp A2. The other input is across R_{SENSE} . The current through R_{SENSE} , and hence the voltage drop across it, is proportional to the load current, through the current sense transistor Q_{SENSE} . The output of A2 controls the drive (I_{DRIVE}) to the base of the NPN output transistor, Q3 which is, proportional to the amount and polarity of the voltage differential (V_{DIFF}) between AMP2 inputs, that is, how much the voltage across R_{SENSE} is greater than or less than the voltage across R_{SC} . This loop gains I_{EXT} up by another 200, thus

$$I_{SC} = 2 \times 200 (I_{EXT}) = 400 I_{EXT} \quad (4)$$

Therefore, combining Equation 3 and Equation 4, and solving for R_{EXT} , we get

$$R_{EXT} = 400 V_{PROG}/I_{SC} \quad (5)$$

If the V_{CL} pin is left open, the output short circuit current will default to about 700 mA. At elevated temperatures this current will decrease.



Only the NPN output I_{SC} protection is shown. Depending on the polarity of V_{DIFF} , AMP2 will turn I_{DRIVE} either on or off.

Figure 6-3. Simplified Diagram of Current Limit Control

6.8 Thermal Management

6.8.1 Heatsinking

For some applications, a heat sink may be required with the LMH6321. This depends on the maximum power dissipation and maximum ambient temperature of the application. To accomplish heat sinking, the tabs on DDPAK and SO PowerPAD package may be soldered to the copper plane of a PCB for heatsinking (note that these tabs are electrically connected to the most negative point in the circuit, for example, V^-).

Heat escapes from the device in all directions, mainly through the mechanisms of convection to the air above it and conduction to the circuit board below it and then from the board to the air. Natural convection depends on the amount of surface area that is in contact with the air. If a conductive plate serving as a heatsink is thick enough to ensure perfect thermal conduction (heat spreading) into the far recesses of the plate, the temperature rise would be simply inversely proportional to the total exposed area. PCB copper planes are, in that sense, an aid to convection, the difference being that they are not thick enough to ensure perfect conduction. Therefore, eventually we will reach a point of diminishing returns (as seen in Figure 6-5). Very large increases in the copper area will produce smaller and smaller improvement in thermal resistance. This occurs, roughly, for a 1 inch square of 1 oz copper board. Some improvement continues until about 3 square inches, especially for 2 oz boards and better, but beyond that, external heatsinks are required. Ultimately, a reasonable practical value attainable for the junction to ambient thermal resistance is about 30 °C/W under zero air flow.

A copper plane of appropriate size may be placed directly beneath the tab or on the other side of the board. If the conductive plane is placed on the back side of the PCB, it is recommended that thermal vias be used per JEDEC Standard JESD51-5.

6.8.2 Determining Copper Area

One can determine the required copper area by following a few basic guidelines:

1. Determine the value of the circuit's power dissipation, P_D
2. Specify a maximum operating ambient temperature, $T_{A(MAX)}$. Note that when specifying this parameter, it must be kept in mind that, because of internal temperature rise due to power dissipation, the die temperature, T_J , will be higher than T_A by an amount that is dependent on the thermal resistance from junction to ambient, θ_{JA} . Therefore, T_A must be specified such that T_J does not exceed the absolute maximum die temperature of 150°C.
3. Specify a maximum allowable junction temperature, $T_{J(MAX)}$, which is the temperature of the chip at maximum operating current. Although no strict rules exist, typically one should design for a maximum continuous junction temperature of 100°C to 130°C, but no higher than 150°C which is the absolute maximum rating for the part.
4. Calculate the value of junction to ambient thermal resistance, θ_{JA}
5. Choose a copper area that will ensure the specified $T_{J(MAX)}$ for the calculated θ_{JA} . θ_{JA} as a function of copper area in square inches is shown in [Figure 6-4](#).

The maximum value of thermal resistance, junction to ambient θ_{JA} , is defined as:

$$\theta_{JA} = (T_{J(MAX)} - T_{A(MAX)}) / P_{D(MAX)} \quad (6)$$

where

- $T_{J(MAX)}$ = the maximum recommended junction temperature
- $T_{A(MAX)}$ = the maximum ambient temperature in the user's environment
- $P_{D(MAX)}$ = the maximum recommended power dissipation

Note

The allowable thermal resistance is determined by the maximum allowable heat rise, $T_{RISE} = T_{J(MAX)} - T_{A(MAX)} = (\theta_{JA}) (P_{D(MAX)})$. Thus, if ambient temperature extremes force T_{RISE} to exceed the design maximum, the part must be de-rated by either decreasing P_D to a safe level, reducing θ_{JA} , further, or, if available, using a larger copper area.

6.8.3 Procedure

1. First determine the maximum power dissipated by the buffer, $P_{D(MAX)}$. For the simple case of the buffer driving a resistive load, and assuming equal supplies, $P_{D(MAX)}$ is given by:

$$P_{D(MAX)} = I_S (2V^+) + V^{+2}/4R_L \quad (7)$$

where

- I_S = quiescent supply current

2. Determine the maximum allowable die temperature rise,

$$T_{R(MAX)} = T_{J(MAX)} - T_{A(MAX)} = P_{D(MAX)} \theta_{JA} \quad (8)$$

3. Using the calculated value of $T_{R(MAX)}$ and $P_{D(MAX)}$ the required value for junction to ambient thermal resistance can be found:

$$\theta_{JA} = T_{R(MAX)} / P_{D(MAX)} \quad (9)$$

4. Finally, using this value for θ_{JA} choose the minimum value of copper area from [Figure 6-4](#).

6.8.4 Example

Assume the following conditions:

$$V^+ = V^- = 15 \text{ V}, R_L = 50 \text{ } \Omega, I_S = 15 \text{ mA } T_{J(\text{MAX})} = 125^\circ\text{C}, T_{A(\text{MAX})} = 85^\circ\text{C}.$$

- From [Equation 7](#)
 - $P_{D(\text{MAX})} = I_S (2 V^+) + V^{+2}/4R_L = (15 \text{ mA})(30 \text{ V}) + 15 \text{ V}^2/200 \text{ } \Omega = 1.58 \text{ W}$
- From [Equation 8](#)
 - $T_{R(\text{MAX})} = 125^\circ\text{C} - 85^\circ\text{C} = 40^\circ\text{C}$
- From [Equation 9](#)
 - $\theta_{JA} = 40^\circ\text{C}/1.58 \text{ W} = 25.3^\circ\text{C/W}$

Examining [Figure 6-4](#), we see that we cannot attain this low of a thermal resistance for one layer of 1 oz copper. It will be necessary to derate the part by decreasing either the ambient temperature or the power dissipation. Other solutions are to use two layers of 1 oz foil, or use 2 oz copper (see [Table 6-1](#)), or to provide forced air flow. One should allow about an extra 15% heat sinking capability for safety margin.




Figure 6-4. Thermal Resistance (Typical) for 7-L DPAK Package Mounted on 1 oz. (0.036 mm) PC Board Foil




Figure 6-5. Derating Curve for DPAK package. No Air Flow

Table 6-1. θ_{JA} vs. Copper Area and P_D for DDPAK. 1.0 oz cu Board. No Air Flow. Ambient Temperature = 24°C

Copper Area	θ_{JA} at 1.0W (°C/W)	θ_{JA} at 2.0W (°C/W)
1 Layer = 1"x2" cu Bottom	62.4	54.7
2 Layer = 1"x2" cu Top and Bottom	36.4	32.1
2 Layer = 2"x2" cu Top and Bottom	23.5	22.0
2 Layer = 2"x4" cu Top and Bottom	19.8	17.2

As seen in the previous example, buffer dissipation in DC circuit applications is easily computed. However, in AC circuits, signal wave shapes and the nature of the load (reactive, non-reactive) determine dissipation. Peak dissipation can be several times the average with reactive loads. It is particularly important to determine dissipation when driving large load capacitance.

A selection of thermal data for the SO PowerPAD package is shown in [Table 6-2](#). The table summarizes θ_{JA} for both 0.5 watts and 0.75 watts. Note that the thermal resistance, for both the DDPAK and the SO PowerPAD package is lower for the higher power dissipation levels. This phenomenon is a result of the principle of Newtons Law of Cooling. Restated in term of heatsink cooling, this principle says that the rate of cooling and hence the thermal conduction, is proportional to the temperature difference between the junction and the outside environment (ambient). This difference increases with increasing power levels, thereby producing higher die temperatures with more rapid cooling.

Table 6-2. θ_{JA} vs. Copper Area and P_D for SO PowerPAD. 1.0 oz cu Board. No Airflow. Ambient Temperature = 22°C

Copper Area/Vias	θ_{JA} at 0.5W (°C/W)	θ_{JA} at 0.75W (°C/W)
1 Layer = 0.05 sq. in. (Bottom) + 3 Via Pads	141.4	138.2
1 Layer = 0.1 sq. in. (Bottom) + 3 Via Pads	134.4	131.2
1 Layer = 0.25 sq. in. (Bottom) + 3 Via Pads	115.4	113.9
1 Layer = 0.5 sq. in. (Bottom) + 3 Via Pads	105.4	104.7
1 Layer = 1.0 sq. in. (Bottom) + 3 Via Pads	100.5	100.2
2 Layer = 0.5 sq. in. (Top)/ 0.5 sq. in. (Bottom) + 33 Via Pads	93.7	92.5
2 Layer = 1.0 sq. in. (Top)/ 1.0 sq. in. (Bottom) + 53 Via Pads	82.7	82.2

6.9 Error Flag Operation

The LMH6321 provides an open collector output at the EF pin that produces a low voltage when the Thermal Shutdown Protection is engaged, due to a fault condition. Under normal operation, the Error Flag pin is pulled up to V^+ by an external resistor. When a fault occurs, the EF pin drops to a low voltage and then returns to V^+ when the fault disappears. This voltage change can be used as a diagnostic signal to alert a microprocessor of a system fault condition. If the function is not used, the EF pin can be either tied to ground or left open. If this function is used, a 10 k Ω , or larger, pull-up resistor (R_2 in [Figure 6-2](#)) is recommended. The larger the resistor the lower the voltage will be at this pin under thermal shutdown. [Table 6-3](#) shows some typical values of V_{EF} for 10 k Ω and 100 k Ω .

Table 6-3. V_{EF} vs. R_2

R_2 (in Figure 6-2)	At $V^+ = 5\text{ V}$	At $V^+ = 15\text{ V}$
10 k Ω	0.24 V	0.55 V
100 k Ω	0.036 V	0.072 V

6.10 Single Supply Operation

If dual supplies are used, then the GND pin can be connected to a hard ground (0 V) (as shown in [Figure 6-2](#)). However, if only a single supply is used, this pin must be set to a voltage of one V_{BE} (≈ 0.7 V) or greater, or more commonly, mid rail, by a stiff, low impedance source. This precludes applying a resistive voltage divider to the GND pin for this purpose. [Figure 6-6](#) shows one way that this can be done.




Figure 6-6. Using an Op Amp to Bias the GND Pin to $\frac{1}{2} V^+$ for Single Supply Operation

In [Figure 6-6](#), the op amp circuit pre-biases the GND pin of the buffer for single supply operation.

The GND pin can be driven by an op amp configured as a constant voltage source, with the output voltage set by the resistor voltage divider, R_1 and R_2 . It is recommended that These resistors be chosen so as to set the GND pin to $V^+/2$, for maximum common mode range.

6.11 Slew Rate

Slew rate is the rate of change of output voltage for large-signal step input changes. For resistive load, slew rate is limited by internal circuit capacitance and operating current (in general, the higher the operating current for a given internal capacitance, the faster is the slew rate). [Figure 6-7](#) shows the slew capabilities of the LMH6321 under large signal input conditions, using a resistive load.




Figure 6-7. Slew Rate vs. Peak-to-Peak Input Voltage

However, when driving capacitive loads, the slew rate may be limited by the available peak output current according to the following expression.

$$dv/dt = I_{PK}/C_L \quad (11)$$

and rapidly changing output voltages will require large output load currents. For example if the part is required to slew at 1000 V/μs with a load capacitance of 1 nF the current demand from the LMH6321 would be 1A. Therefore, fast slew rate is incompatible with large C_L. Also, since C_L is in parallel with the load, the peak current available to the load decreases as C_L increases.

Figure 6-8 illustrates the effect of the load capacitance on slew rate. Slew rate tests are specified for resistive loads and/or very small capacitive loads, otherwise the slew rate test would be a measure of the available output current. For the highest slew rate, it is obvious that stray load capacitance should be minimized. Peak output current should be kept below 500 mA. This translates to a maximum stray capacitance of 500 pF for a slew rate of 1000 V/μs.




Figure 6-8. Slew Rate vs. Load Capacitance

7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

7.3 Trademarks

PowerPAD™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMH6321MR/NOPB	Obsolete	Production	SO PowerPAD (DDA) 8	-	-	Call TI	Call TI	-40 to 125	LMH63 21MR
LMH6321MRX/NOPB	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LMH63 21MR
LMH6321MRX/NOPB.B	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LMH63 21MR
LMH6321TS/NOPB	Obsolete	Production	DDPAK/TO-263 (KTW) 7	-	-	Call TI	Call TI	-40 to 125	LMH6321TS
LMH6321TSX/NOPB	Active	Production	DDPAK/TO-263 (KTW) 7	500 LARGE T&R	ROHS Exempt	SN	Level-3-245C-168 HR	-40 to 125	LMH6321TS
LMH6321TSX/NOPB.A	Active	Production	DDPAK/TO-263 (KTW) 7	500 LARGE T&R	ROHS Exempt	SN	Level-3-245C-168 HR	-40 to 125	LMH6321TS
LMH6321TSX/NOPB.B	Active	Production	DDPAK/TO-263 (KTW) 7	500 LARGE T&R	ROHS Exempt	SN	Level-3-245C-168 HR	-40 to 125	LMH6321TS

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6321MRX/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LMH6321TSX/NOPB	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6321MRX/NOPB	SO PowerPAD	DDA	8	2500	353.0	353.0	32.0
LMH6321TSX/NOPB	DDPAK/TO-263	KTW	7	500	356.0	356.0	45.0

KTW0007B






TS7B (Rev E)

PowerPAD™ SOIC - 1.7 mm max height

The drawing shows a 16-pin connector with the following dimensions and features:

- Top View:**
 - Overall width: 6.2 TYP, 5.8
 - Overall height: 5.0, 4.8, NOTE 3
 - Pin 1 ID AREA is indicated.
 - Pin 1 is located at the top left.
 - Pin 8 is located at the top right.
 - Pin 5 is located at the bottom right.
 - Pin 4 is located at the bottom left.
 - Pin 16 is located at the top center.
 - Pin 15 is located at the bottom center.
 - Pin 14 is located at the top left of the center.
 - Pin 13 is located at the bottom left of the center.
 - Pin 12 is located at the top right of the center.
 - Pin 11 is located at the bottom right of the center.
 - Pin 10 is located at the top center.
 - Pin 9 is located at the bottom center.
 - Pin 6 is located at the top left of the center.
 - Pin 7 is located at the bottom left of the center.
 - Pin 17 is located at the top right of the center.
 - Pin 18 is located at the bottom right of the center.
 - Pin 19 is located at the top center.
 - Pin 20 is located at the bottom center.
- Side View:**
 - Overall height: 1.7 MAX
 - Seating Plane is indicated.
 - Pin 1 is located at the top left.
 - Pin 8 is located at the top right.
 - Pin 5 is located at the bottom right.
 - Pin 4 is located at the bottom left.
 - Pin 16 is located at the top center.
 - Pin 15 is located at the bottom center.
 - Pin 14 is located at the top left of the center.
 - Pin 13 is located at the bottom left of the center.
 - Pin 12 is located at the top right of the center.
 - Pin 11 is located at the bottom right of the center.
 - Pin 10 is located at the top center.
 - Pin 9 is located at the bottom center.
 - Pin 6 is located at the top left of the center.
 - Pin 7 is located at the bottom left of the center.
 - Pin 17 is located at the top right of the center.
 - Pin 18 is located at the bottom right of the center.
 - Pin 19 is located at the top center.
 - Pin 20 is located at the bottom center.
- Detail View:**
 - Pin 1 ID AREA is indicated.
 - Pin 1 is located at the top left.
 - Pin 8 is located at the top right.
 - Pin 5 is located at the bottom right.
 - Pin 4 is located at the bottom left.
 - Pin 16 is located at the top center.
 - Pin 15 is located at the bottom center.
 - Pin 14 is located at the top left of the center.
 - Pin 13 is located at the bottom left of the center.
 - Pin 12 is located at the top right of the center.
 - Pin 11 is located at the bottom right of the center.
 - Pin 10 is located at the top center.
 - Pin 9 is located at the bottom center.
 - Pin 6 is located at the top left of the center.
 - Pin 7 is located at the bottom left of the center.
 - Pin 17 is located at the top right of the center.
 - Pin 18 is located at the bottom right of the center.
 - Pin 19 is located at the top center.
 - Pin 20 is located at the bottom center.




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.

EXAMPLE BOARD LAYOUT


DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/A 08/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87

4214849/A 08/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated