

ISOW784x High-Performance, 5000-V_{RMS} Reinforced Quad-Channel Digital Isolators with Integrated High-Efficiency, Low-Emissions DC-DC Converter

1 Features

- 100 Mbps data rate
- Robust isolation barrier:
 - >100-Year projected lifetime at 1 kV_{RMS} working voltage
 - Up to 5000 V_{RMS} isolation rating
 - Up to 10 kV_{PK} surge capability
 - ±100 kV/μs minimum CMTI
- Integrated high-efficiency DC-DC converter with on-chip transformer
- 3-V to 5.5-V Wide input supply range
- Regulated 5-V or 3.3-V output
- Up to 0.65-W output power
- 5 V to 5 V; 5 V to 3.3 V: Available load current ≥ 130 mA
- 3.3 V to 3.3 V: Available load current ≥ 75 mA
- 3.3 V to 5 V: Available load current ≥ 40 mA
- Soft-start to limit inrush current
- Overload and short-circuit protection
- Thermal shutdown
- Default output: *High* and *Low* options
- Low propagation delay: 13 ns Typ (5-V supply)
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
 - Low emissions
- 16-pin Wide SOIC package
- Extended temperature range: –40°C to +125°C
- Safety-related certifications:
 - 7071-V_{PK} reinforced isolation per DIN V VDE V 0884-11:2017-01
 - 5000-V_{RMS} isolation for 1 minute per UL 1577
 - CSA Certification per IEC 60950-1, IEC 62368-1 and IEC 60601-1 end equipment standards
 - CQC Approval per GB4943.1-2011
 - TUV Certification according to EN 60950-1 and EN 61010-1

2 Applications

- [Industrial automation](#)
- [Motor control](#)
- [Grid infrastructure](#)
- [Medical equipment](#)
- [Test and measurement](#)


3 Description

The ISOW784x is a family of high-performance, quad-channel reinforced digital isolators with an integrated high-efficiency power converter. The integrated DC-DC converter provides up to 650 mW of isolated power at high efficiency and can be configured for various input and output voltage configurations. Therefore these devices eliminate the need for a separate isolated power supply in space-constrained isolated designs.

Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
ISOW7840 ISOW7841 ISOW7842 ISOW7843 ISOW7844	SOIC (16)	10.30 mm × 7.50 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



V_{CC} is the primary supply voltage referenced to GND1. V_{ISO} is the isolated supply voltage referenced to GND2.

V_{SI} and V_{SO} can be either V_{CC} or V_{ISO} depending on the channel direction.

V_{SI} is the input-side supply voltage referenced to GND1 and V_{SO} is the output-side supply voltage referenced to GND2.

Simplified Schematic



Table of Contents

1 Features	1	7.18 Switching Characteristics—3.3-V Input, 5-V Output.....	26
2 Applications	1	7.19 Switching Characteristics—5-V Input, 3.3-V Output.....	26
3 Description	1	7.20 Switching Characteristics—3.3-V Input, 3.3-V Output.....	26
4 Revision History	2	7.21 Insulation Characteristics Curves.....	27
5 Description (continued)	5	7.22 Typical Characteristics.....	28
6 Pin Configuration and Functions	5	8 Parameter Measurement Information	33
Pin Functions.....	7	9 Detailed Description	34
7 Specifications	9	9.1 Overview.....	34
7.1 Absolute Maximum Ratings.....	9	9.2 Functional Block Diagram.....	35
7.2 ESD Ratings.....	9	9.3 Feature Description.....	36
7.3 Recommended Operating Conditions.....	9	9.4 Device Functional Modes.....	37
7.4 Thermal Information.....	10	10 Application and Implementation	39
7.5 Power Ratings.....	10	10.1 Application Information.....	39
7.6 Insulation Specifications.....	11	10.2 Typical Application.....	39
7.7 Safety-Related Certifications.....	12	11 Power Supply Recommendations	42
7.8 Safety Limiting Values.....	12	12 Layout	43
7.9 Electrical Characteristics—5-V Input, 5-V Output.....	13	12.1 Layout Guidelines.....	43
7.10 Supply Current Characteristics—5-V Input, 5-V Output.....	14	12.2 Layout Example.....	44
7.11 Electrical Characteristics—3.3-V Input, 5-V Output.....	16	13 Device and Documentation Support	45
7.12 Supply Current Characteristics—3.3-V Input, 5-V Output.....	17	13.1 Device Support.....	45
7.13 Electrical Characteristics—5-V Input, 3.3-V Output.....	18	13.2 Documentation Support.....	45
7.14 Supply Current Characteristics—5-V Input, 3.3-V Output.....	19	13.3 Related Links.....	45
7.15 Electrical Characteristics—3.3-V Input, 3.3-V Output.....	22	13.4 Receiving Notification of Documentation Updates.....	45
7.16 Supply Current Characteristics—3.3-V Input, 3.3-V Output.....	23	13.5 Support Resources.....	45
7.17 Switching Characteristics—5-V Input, 5-V Output.....	26	13.6 Trademarks.....	45
		13.7 Electrostatic Discharge Caution.....	46
		13.8 Glossary.....	46
		14 Mechanical, Packaging, and Orderable Information	47

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2019) to Revision G (August 2021)	Page
• Added 3.3 V to 5 V power converter support throughout.....	1
• Removed references to 100 uF capacitor throughout.....	1
• Removed paragraph discussing secondary VISO monitoring.....	42
Changes from Revision E (November 2017) to Revision F (March 2019)	Page
• Made editorial and cosmetic changes throughout the document.....	1
• Added "Robust Isolation Barrier" bullet in Features	1
• Added ">100-Year Projected Lifetime at 1 kV _{RMS} Working Voltage" bullet in Features	1
• Added "Up to 5000 V _{RMS} Isolation Rating" bullet in Features	1
• Added "Up to 10 kV _{PK} Surge Capability" bullet in Features	1
• Added "±8 kV IEC 61000-4-2 Contact Discharge Protection across Isolation Barrier" bullet in Features	1
• Updated Simplified Schematic to show two isolation capacitors in series instead of a single capacitor for signal isolation channels	1
• Added "Contact discharge per IEC 61000-4-2; Isolation barrier withstand test" specification of ±8000 in Section 7.2 table.....	9
• Added table note "IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device" to Section 7.2 table.....	9

• Deleted "T _J or Junction temperature" parameter from Section 7.3 table as it is already specified in Section 7.1 table.....	9
• Added "see Figure 10-5 " to TEST CONDITIONS of V _{IOWM} specification.....	11
• Added the following note to Figure 8-2 : "Optional 100 µF capacitor can be added between V _{CC} and GND1; refer to Section 11 "	33
• Added the following note to Isolated Power and SPI for ADC Sensing Application with ISOW7841-Q1: "Optional 100 µF capacitor can be added between V _{CC} and GND1; refer to Power Supply Recommendations"	39
• Added the following text to Section 10.2.1 : "Optional 100 µF decoupling capacitor can be added between V _{CC} and GND1 pins; refer to Section 11 for more details.....	39
• Added the following note to Figure 10-2 : "Optional 100 µF capacitor can be added between V _{CC} and GND1; refer to Section 11 "	40
• Added Section 10.2.3.1 sub-section under Section 10.2.3 section.....	41
• Added text to Section 11 section to emphasise that input decoupling capacitor should be larger than output capacitor by at least 100 µF	42
• Added the following note to Figure 12-1 : "Optional 100 µF capacitor can be added between V _{CC} and GND1; refer to Section 11 "	44

Changes from Revision D (November 2017) to Revision E (November 2017)	Page
--	-------------

• Changed the ISOW7843 device from <i>Preview</i> to <i>Production Data</i>	5
• Added the ISOW7843 current parameters to each <i>Supply Current Characteristics</i> table	14
• Added the supply current versus data rate graphs for the ISOW7843 in the <i>Typical Characteristics</i> section..	28

Changes from Revision C (October 2017) to Revision D (November 2017)	Page
---	-------------

• Changed the ISOW7840 device from <i>Preview</i> to <i>Production Data</i>	5
• Added the ISOW7840 current parameters to each <i>Supply Current Characteristics</i> table	14
• Changed I _{ISO} to I _{LOAD} and the value of wave clock input from 0.5, 5, and 50 MHz to 1, 10, and 100 Mbps in the test conditions for the ISOW7841 current parameters in each <i>Supply Current Characteristics</i> table	14
• Deleted <i>no external I_{LOAD}</i> test condition for the current available to isolated supply parameter for the ISOW7842 and ISOW7844 devices in each <i>Supply Current Characteristics</i> table	14
• Changed the labels of the curves in the <i>Thermal Derating Curve for Safety Limiting Current per VDE</i>	27
• Added the supply current versus data rate graphs for the ISOW7840 in the <i>Typical Characteristics</i> section..	28
• Changed the ground symbols for the input schematic for devices with F suffix and the SEL pin in the <i>Device I/O Schematics</i> figure.....	38

Changes from Revision B (June 2017) to Revision C (October 2017)	Page
---	-------------

• Changed the <i>Safety-Related Certifications Features</i> list.....	1
• Changed header row From: DIN V VDE 0884-10 (VDE V 0884-10): 2016-12 To: DIN V VDE 0884-11:2017-01 in the <i>Insulation Specifications</i>	11
• Changed V _{IOSM} test conditions in <i>Insulation Specifications</i>	11
• Changed V _{ISO(UL)} test conditions in <i>Insulation Specifications</i>	11
• Changed the <i>Safety-Related Certifications</i> table.....	12
• Changed Note 1 of the <i>Safety Limiting Values</i> table.....	12
• Added the ISOW7842 current parameters to each <i>Supply Current</i> table	14
• Added the supply current versus data rate graphs for the ISOW7842 in the <i>Typical Characteristics</i> section..	28

Changes from Revision A (March 2017) to Revision B (June 2017)	Page
---	-------------

• Added the ISOW7844 current parameters to each <i>Supply Current</i> table	14
---	----

Changes from Revision * (March 2017) to Revision A (March 2017)	Page
--	-------------

• Changed the maximum propagation delay time and the typical and maximum values for pulse width distortion in all <i>Switching Characteristics</i> tables.....	26
--	----

-
- Changed the maximum limit for output signal rise and fall times from 3 to 4 ns in the *Switching Characteristics* —5-V Input, 3.3-V Output table..... [26](#)
-

5 Description (continued)

The ISOW784x family of devices provides high electromagnetic immunity and low emissions while isolating CMOS or LVCMOS digital I/Os. The signal-isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO₂) insulation barrier, whereas, power isolation uses on-chip transformers separated by thin film polymer as insulating material. Various configurations of forward and reverse channels are available. If the input signal is lost, the default output is high for the ISOW784x devices without the F suffix and low for the devices with the F suffix (see [VSI and VSO can be either VCC or VISO depending on the channel direction](#)).

These devices help prevent noise currents on data buses, such as RS-485, RS-232, and CAN, or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of the device has been significantly enhanced to ease system-level ESD, EFT, surge and emissions compliance. The high-efficiency of the power converter allows operation at a higher ambient temperature. The device is available in a 16-pin SOIC wide-body (SOIC-WB) DWE package.

6 Pin Configuration and Functions




Figure 6-1. ISOW7840 DWE Package 16-Pin SOIC-WB Top View




Figure 6-2. ISOW7841 DWE Package 16-Pin SOIC-WB Top View




Figure 6-3. ISOW7842 DWE Package 16-Pin SOIC-WB Top View




Figure 6-4. ISOW7843 DWE Package 16-Pin SOIC-WB Top View




Figure 6-5. ISOW7844 DWE Package 16-Pin SOIC-WB Top View

Pin Functions

NAME	PIN NO.					I/O	DESCRIPTION
	ISOW7840	ISOW7841	ISOW7842	ISOW7843	ISOW7844		
GND1	2, 8	2, 8	2, 8	2, 8	2, 8	—	Ground connection for V_{CC}
GND2	9, 15	9, 15	9, 15	9, 15	9, 15	—	Ground connection for V_{ISO}
INA	3	3	3	3	14	I	Input channel A
INB	4	4	4	13	13	I	Input channel B
INC	5	5	12	12	12	I	Input channel C
IND	6	11	11	11	11	I	Input channel D
NC	7	7	7	7	7	—	Not connected
OUTA	14	14	14	14	3	O	Output channel A
OUTB	13	13	13	4	4	O	Output channel B
OUTC	12	12	5	5	5	O	Output channel C
OUTD	11	6	6	6	6	O	Output channel D
SEL	10	10	10	10	10	I	V_{ISO} selection pin. $V_{ISO} = 5\text{ V}$ when SEL shorted to V_{ISO} . $V_{ISO} = 3.3\text{ V}$, when SEL shorted to GND2 or when left floating. For more information see the Section 9.4 .
V_{CC}	1	1	1	1	1	—	Supply voltage

PIN						I/O	DESCRIPTION
NAME	NO.						
	ISOW7840	ISOW7841	ISOW7842	ISOW7843	ISOW7844		
V _{ISO}	16	16	16	16	16	—	Isolated supply voltage determined by SEL pin

7 Specifications

7.1 Absolute Maximum Ratings

See (1) (2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	−0.5	6	V
V _{ISO}	Isolated supply voltage	−0.5	6	V
V _{IO}	Voltage at INx, OUTx, SEL pins	−0.5	V _{CC} + 0.5, V _{ISO} + 0.5 ⁽³⁾	V
I _O	Maximum output current through data channels	−15	15	mA
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.
- (3) This value depends on whether the pin is located on the V_{CC} or V_{ISO} side. The maximum voltage at the I/O pins should not exceed 6 V.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test ⁽³⁾	±8000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.

7.3 Recommended Operating Conditions

(1)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3		5.5	V
I _{OH}	High level output current ⁽²⁾	V _{SO} ⁽¹⁾ = 5 V	−4			mA
		V _{SO} = 3.3 V	−2			
I _{OL}	Low level output current ⁽²⁾	V _{SO} = 5 V			4	mA
		V _{SO} = 3.3 V			2	
V _{IH}	High-level input voltage		0.7 × V _{SI}		V _{SI}	V
V _{IL}	Low-level input voltage		0		0.3 × V _{SI}	V
DR	Data rate				100	Mbps
T _A	Ambient temperature		−40		125	°C

- (1) V_{SI} is the input side supply, V_{SO} is the output side supply
- (2) This current is for data output channel.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISOW784x	UNIT
		DWE (SOIC)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	56.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	15.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	28.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	28.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

7.5 Power Ratings

V_{CC} = 5.5 V, I_{ISO} = 110 mA, T_J = 150°C, T_A ≤ 80°C, C_L = 15 pF, input a 50-MHz 50% duty-cycle square wave

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Maximum power dissipation (both sides)			1.02	W
P _{D1}	Maximum power dissipation (side-1)			0.51	W
P _{D2}	Maximum power dissipation (side-2)			0.51	W

7.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance – capacitive signal isolation)	> 21	μm
		Minimum internal gap (internal clearance – transformer power isolation)	>120	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-IV	
		Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	
DIN V VDE 0884-11:2017-01 ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test; See Figure 10-5	1000	V _{RMS}
		DC voltage	1414	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} ; t = 60 s (qualification); V _{TEST} = 1.2 × V _{IOTM} ; t = 1 s (100% production)	7071	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 μs waveform, V _{TEST} = 1.6 × V _{IOSM} = 10000 V _{PK} (qualification)	6250	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at routine test (100% production) and preconditioning (type test), V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 × sin (2πft), f = 1 MHz	~3.5	pF
R _{IO}	Insulation resistance ⁽⁵⁾	V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V, T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V _{ISO(UL)}	Withstand isolation voltage	V _{TEST} = V _{ISO(UL)} = 5000 V _{RMS} , t = 60 s (qualification), V _{TEST} = 1.2 × V _{ISO(UL)} = 6000 V _{RMS} , t = 1 s (100% production)	5000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.

7.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-11:2017-01	Certified according to IEC 60950-1, IEC 62368-1, and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 and EN 60950-1:2006/A2:2013
Reinforced insulation; Maximum transient isolation voltage, 7071 V _{PK} ; Maximum repetitive peak isolation voltage, 1414 V _{PK} ; Maximum surge isolation voltage, 6250 V _{PK}	Reinforced insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1 2nd Ed., 800 V _{RMS} maximum working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3+A1, 250 V _{RMS} maximum working voltage; Temperature rating is 90°C for reinforced insulation and 125°C for basic insulation; see certificate for details.	Single protection, 5000 V _{RMS}	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage;	5000 V _{RMS} Reinforced insulation per EN 61010-1:2010 up to working voltage of 600 V _{RMS} ; 5000 V _{RMS} Reinforced insulation per EN 60950-1:2006/A2:2013 up to working voltage of 800 V _{RMS}
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716	Client ID number: 77311

7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S Safety input, output, or supply current ⁽¹⁾	R _{θJA} = 56.8°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see Figure 7-1			400	mA
	R _{θJA} = 56.8°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Figure 7-1			611	
P _S Safety input, output, or total power ⁽¹⁾	R _{θJA} = 56.8°C/W, T _J = 150°C, T _A = 25°C, see Figure 7-2			2200	mW
T _S Maximum safety temperature ⁽¹⁾				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A. The junction-to-air thermal resistance, R_{θJA}, in the [Section 7.4](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use the following equations to calculate the value for each parameter:
 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.
 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where T_{J(max)} is the maximum allowed junction temperature.
 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

7.9 Electrical Characteristics—5-V Input, 5-V Output

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ISO} Isolated supply voltage	External $I_{ISO} = 0$ to 50 mA	4.75	5.07	5.43	V
	External $I_{ISO} = 0$ to 130 mA	4.5	5.07	5.43	
$V_{ISO(LINE)}$ DC line regulation	$I_{ISO} = 50\text{ mA}$, $V_{CC} = 4.5\text{ V}$ to 5.5 V		2		mV/V
$V_{ISO(LOAD)}$ DC load regulation	$I_{ISO} = 0$ to 130 mA		1%		
EFF Efficiency at maximum load current	$I_{ISO} = 130\text{ mA}$, $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F}$; $V_I = V_{SI}$ (ISOW784x); $V_I = 0\text{ V}$ (ISOW784x with F suffix)		53%		
$V_{CC+(UVLO)}$ Positive-going UVLO threshold on V_{CC} , V_{ISO}				2.7	V
$V_{CC-(UVLO)}$ Negative-going UVLO threshold on V_{CC} , V_{ISO}		2.1			V
$V_{HYS(UVLO)}$ UVLO threshold hysteresis on V_{CC} , V_{ISO}			0.2		V
V_{ITH} Input pin rising threshold				0.7	V_{SI}
V_{ITL} Input pin falling threshold		0.3			V_{SI}
$V_{I(HYS)}$ Input pin threshold hysteresis (INx)		0.1			V_{SI}
I_{IL} Low level input current	$V_{IL} = 0$ at INx or SEL	-10			μA
I_{IH} High level input current	$V_{IH} = V_{SI}$ ⁽¹⁾ at INx or SEL			10	μA
V_{OH} High level output voltage	$I_O = -4\text{ mA}$, see Figure 8-1	V_{SO} ⁽¹⁾ - 0.4	$V_{SO} - 0.2$		V
V_{OL} Low level output voltage	$I_O = 4\text{ mA}$, see Figure 8-1		0.2	0.4	V
CMTI Common mode transient immunity	$V_I = V_{SI}$ or 0 V , $V_{CM} = 1000\text{ V}$; see Figure 8-2	100			kV/us
I_{CC_SC} DC current from supply under short circuit on V_{ISO}	V_{ISO} shorted to GND2		137		mA
$V_{ISO(RIP)}$ Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 20\text{ }\mu\text{F}$, $I_{ISO} = 130\text{ mA}$		100		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.10 Supply Current Characteristics—5-V Input, 5-V Output

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7840						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7840); V _I = V _{SI} ⁽¹⁾ (ISOW7840 with F suffix)		23		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7840); V _I = 0 V (ISOW7840 with F suffix)		17		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		21		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		24		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		56		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7840); V _I = V _{SI} (ISOW7840 with F suffix)		128		mA
		V _I = V _{SI} (ISOW7840); V _I = 0 V (ISOW7840 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		128		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		127		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		111		
ISOW7841						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7841); V _I = V _{SI} ⁽¹⁾ (ISOW7841 with F suffix)		23		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7841); V _I = 0 V (ISOW7841 with F suffix)		17		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		20		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		24		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		54		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7841); V _I = V _{SI} (ISOW7841 with F suffix)		128		mA
		V _I = V _{SI} (ISOW7841); V _I = 0V (ISOW7841 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		128		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		127		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		112		

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7842						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7842); V _I = V _{SI} ⁽¹⁾ (ISOW7842 with F suffix)		24		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7842); V _I = 0 V (ISOW7842 with F suffix)		18		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		21		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		24		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		51		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7842); V _I = V _{SI} (ISOW7842 with F suffix)		126		mA
		V _I = V _{SI} (ISOW7842); V _I = 0 V (ISOW7842 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		128		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		127		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		116		
ISOW7843						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7843); V _I = V _{SI} ⁽¹⁾ (ISOW7843 with F suffix)		25		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7843); V _I = 0 V (ISOW7843 with F suffix)		17		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		21		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		24		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		48		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7843); V _I = V _{SI} (ISOW7843 with F suffix)		125		mA
		V _I = V _{SI} (ISOW7843); V _I = 0 V (ISOW7843 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		127		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		126		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		120		

ISOW7840, ISOW7841, ISOW7842, ISOW7843, ISOW7844

SLLSEY2G – MARCH 2017 – REVISED AUGUST 2021

 $V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7844						
I_{CC}	Current drawn from supply	No external I_{LOAD} ; $V_I = 0\text{ V}$ (ISOW7844); $V_I = V_{SI}$ ⁽¹⁾ (ISOW7844 with F suffix)		26		mA
		No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7844); $V_I = 0\text{ V}$ (ISOW7844 with F suffix)		17		
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$, No external I_{LOAD}		22		
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$, No external I_{LOAD}		24		
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$, No external I_{LOAD}		46		
$I_{ISO(OUT)}$ ⁽²⁾	Current available to isolated supply	$V_I = 0\text{ V}$ (ISOW7844); $V_I = V_{SI}$ (ISOW7844 with F suffix)	123			mA
		$V_I = V_{SI}$ (ISOW7844); $V_I = 0\text{ V}$ (ISOW7844 with F suffix)	130			
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$	126			
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$	126			
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$	126			

⁽¹⁾ V_{SI} = input side supply; V_{SO} = output side supply

⁽²⁾ Current available to load should be derated by 2 mA/°C for $T_A > 80^\circ\text{C}$.

7.11 Electrical Characteristics—3.3-V Input, 5-V Output

 $V_{CC} = 3.3\text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ISO}	Isolated supply voltage	External $I_{ISO} = 0$ to 40 mA	4.5	5.07	5.43	V
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO} = 20\text{ mA}$, $V_{CC} = 4.5\text{ V}$ to 5.5 V		2		mV/V
$V_{ISO(LOAD)}$	DC load regulation	$I_{ISO} = 0$ to 40 mA		1%		
EFF	Efficiency at maximum load current	$I_{ISO} = 40\text{ mA}$, $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F}$; $V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0\text{ V}$ (ISOW7841A-Q1 with F suffix)		42%		
$V_{CC+(UVLO)}$	Positive-going UVLO threshold on V_{CC} , V_{ISO}				2.7	V
$V_{CC-(UVLO)}$	Negative-going UVLO threshold on V_{CC} , V_{ISO}		2.1			V
$V_{HYS (UVLO)}$	UVLO threshold hysteresis on V_{CC} , V_{ISO}			0.2		V
V_{ITH}	Input pin rising threshold				0.7	V_{SI}
V_{ITL}	Input pin falling threshold		0.3			V_{SI}
$V_{I(HYS)}$	Input pin threshold hysteresis (INx)		0.1			V_{SI}
I_{IL}	Low level input current	$V_{IL} = 0$ at INx or SEL	–10			μA
I_{IH}	High level input current	$V_{IH} = V_{SI}$ ⁽¹⁾ at INx or SEL			10	μA
V_{OH}	High level output voltage	$I_O = -4\text{ mA}$, see Figure 8-1	V_{SO} ⁽¹⁾ – 0.4	$V_{SO} - 0.2$		V
V_{OL}	Low level output voltage	$I_O = 4\text{ mA}$, see Figure 8-1		0.2	0.4	V
CMTI	Common mode transient immunity	$V_I = V_{SI}$ or 0 V, $V_{CM} = 1000\text{ V}$; see Figure 8-2	100			kV/us

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC_SC}	DC current from supply under short circuit on V_{ISO}	V_{ISO} shorted to GND2		137		mA
$V_{ISO(RIP)}$	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, $C_{LOAD} = 0.1 \mu F \parallel 20 \mu F$, $I_{ISO} = 40 \text{ mA}$		90		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.12 Supply Current Characteristics—3.3-V Input, 5-V Output

$V_{CC} = 3.3 \text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7841						
I_{CC}	Current drawn from supply	No external I_{LOAD} ; $V_I = 0 \text{ V}$ (ISOW7841); $V_I = V_{SI}$ ⁽¹⁾ (ISOW7841 with F suffix)		31		mA
		No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7841); $V_I = 0 \text{ V}$ (ISOW7841 with F suffix)		24		
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15 \text{ pF}$, No external I_{LOAD}		28		
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15 \text{ pF}$, No external I_{LOAD}		33		
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15 \text{ pF}$, No external I_{LOAD}		80		
$I_{ISO(OUT)}$ ⁽²⁾	Current available to isolated supply	$V_I = 0 \text{ V}$ (ISOW7841); $V_I = V_{SI}$ (ISOW7841 with F suffix)		38		mA
		$V_I = V_{SI}$ (ISOW7841); $V_I = 0 \text{ V}$ (ISOW7841 with F suffix)		40		
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15 \text{ pF}$		38		
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15 \text{ pF}$		37		
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15 \text{ pF}$		22		

7.13 Electrical Characteristics—5-V Input, 3.3-V Output

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ISO} Isolated supply voltage	External $I_{ISO} = 0$ to 50 mA	3.13	3.34	3.56	V
	External $I_{ISO} = 0$ to 130 mA	3	3.34	3.56	
$V_{ISO(LINE)}$ DC line regulation	$I_{ISO} = 50\text{ mA}$, $V_{CC} = 4.5\text{ V}$ to 5.5 V		2		mV/V
$V_{ISO(LOAD)}$ DC load regulation	$I_{ISO} = 10$ to 130 mA		1%		
EFF Efficiency at maximum load current	$I_{ISO} = 130\text{ mA}$, $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F}$; $V_I = V_{SI}$ (ISOW784x); $V_I = 0\text{ V}$ (ISOW784x with F suffix)		48%		
$V_{CC+(UVLO)}$ Positive-going UVLO threshold on V_{CC} , V_{ISO}				2.7	V
$V_{CC-(UVLO)}$ Negative-going UVLO threshold on V_{CC} , V_{ISO}		2.1			V
$V_{HYS(UVLO)}$ UVLO threshold hysteresis on V_{CC} , V_{ISO}			0.2		V
V_{ITH} Input pin rising threshold				0.7	V_{SI}
V_{ITL} Input pin falling threshold		0.3			V_{SI}
$V_{I(HYS)}$ Input pin threshold hysteresis (INx)		0.1			V_{SI}
I_{IL} Low level input current	$V_{IL} = 0$ at INx or SEL	-10			μA
I_{IH} High level input current	$V_{IH} = V_{SI}$ ⁽¹⁾ at INx or SEL			10	μA
V_{OH} High level output voltage	$I_O = -2\text{ mA}$, see Figure 8-1	V_{SO} ⁽¹⁾ - 0.3	$V_{SO} - 0.1$		V
V_{OL} Low level output voltage	$I_O = 2\text{ mA}$, see Figure 8-1		0.1	0.3	V
CMTI Common mode transient immunity	$V_I = V_{SI}$ or 0 V , $V_{CM} = 1000\text{ V}$; see Figure 8-2	100			kV/us
I_{CC_SC} DC current from supply under short circuit on V_{ISO}	V_{ISO} shorted to GND2		137		mA
$V_{ISO(RIP)}$ Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 20\text{ }\mu\text{F}$, $I_{ISO} = 130\text{ mA}$		100		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.14 Supply Current Characteristics—5-V Input, 3.3-V Output

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7840						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7840); V _I = V _{SI} ⁽¹⁾ (ISOW7840 with F suffix)		20		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7840); V _I = 0 V (ISOW7840 with F suffix)		15		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		17		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		19		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		39		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7840); V _I = V _{SI} (ISOW7840 with F suffix)		128		mA
		V _I = V _{SI} (ISOW7840); V _I = 0 V (ISOW7840 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		129		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		128		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		116		
ISOW7841						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7841); V _I = V _{SI} ⁽¹⁾ (ISOW7841 with F suffix)		20		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7841); V _I = 0 V (ISOW7841 with F suffix)		14		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		17		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		20		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		40		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7841); V _I = V _{SI} (ISOW7841 with F suffix)		128		mA
		V _I = V _{SI} (ISOW7841); V _I = 0 V (ISOW7841 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		129		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		128		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		118		

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7842						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7842); V _I = V _{SI} ⁽¹⁾ (ISOW7842 with F suffix)		20		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7842); V _I = 0 V (ISOW7842 with F suffix)		15		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		18		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		20		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		39		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7842); V _I = V _{SI} (ISOW7842 with F suffix)		126		mA
		V _I = V _{SI} (ISOW7842); V _I = 0V (ISOW7842 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		128		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		127		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		119		
ISOW7843						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7843); V _I = V _{SI} ⁽¹⁾ (ISOW7843 with F suffix)		20		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7843); V _I = 0 V (ISOW7843 with F suffix)		14		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		18		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		20		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		39		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7843); V _I = V _{SI} (ISOW7843 with F suffix)		125		mA
		V _I = V _{SI} (ISOW7843); V _I = 0 V (ISOW7843 with F suffix)		130		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		127		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		127		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		123		

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7844					
I_{CC} Current drawn from supply	No external I_{LOAD} ; $V_I = 0\text{ V}$ (ISOW7844); $V_I = V_{SI}$ ⁽¹⁾ (ISOW7844 with F suffix)		21		mA
	No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7844); $V_I = 0\text{ V}$ (ISOW7844 with F suffix)		15		
	All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$, No external I_{LOAD}		18		
	All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$, No external I_{LOAD}		20		
	All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$, No external I_{LOAD}		41		
$I_{ISO(OUT)}$ ⁽²⁾ Current available to isolated supply	$V_I = 0\text{ V}$ (ISOW7844); $V_I = V_{SI}$ (ISOW7844 with F suffix)	123			mA
	$V_I = V_{SI}$ (ISOW7844); $V_I = 0\text{ V}$ (ISOW7844 with F suffix)	130			
	All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$	126			
	All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$	126			
	All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$	126			

(1) V_{SI} = input side supply; V_{SO} = output side supply

(2) Current available to load should be derated by 2 mA/°C for $T_A > 105^\circ\text{C}$.

7.15 Electrical Characteristics—3.3-V Input, 3.3-V Output

$V_{CC} = 3.3 \text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ISO}	Isolated supply voltage	External $I_{ISO} = 0$ to 30 mA	3.13	3.34	3.58	V
		External $I_{ISO} = 0$ to 75 mA	3	3.34	3.58	
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO} = 30 \text{ mA}$, $V_{CC} = 3 \text{ V}$ to 3.6 V		2		mV/V
$V_{ISO(LOAD)}$	DC load regulation	$I_{ISO} = 0$ to 75 mA		1%		
EFF	Efficiency at maximum load current	$I_{ISO} = 75 \text{ mA}$, $C_{LOAD} = 0.1 \mu\text{F} \parallel 10 \mu\text{F}$; $V_I = V_{SI}$ (ISOW784x); $V_I = 0 \text{ V}$ (ISOW784x with F suffix)		47%		
$V_{CC+(UVLO)}$	Positive-going UVLO threshold on V_{CC} , V_{ISO}				2.7	V
$V_{CC-(UVLO)}$	Negative-going UVLO threshold on V_{CC} , V_{ISO}		2.1			V
$V_{HYS (UVLO)}$	UVLO threshold hysteresis on V_{CC} , V_{ISO}			0.2		V
V_{ITH}	Input pin rising threshold				0.7	V_{SI}
V_{ITL}	Input pin falling threshold		0.3			V_{SI}
$V_{I(HYS)}$	Input pin threshold hysteresis (INx)		0.1			V_{SI}
I_{IL}	Low level input current	$V_{IL} = 0$ at INx or SEL	–10			μA
I_{IH}	High level input current	$V_{IH} = V_{SI}$ ⁽¹⁾ at INx or SEL			10	μA
V_{OH}	High level output voltage	$I_O = -2 \text{ mA}$, see Figure 8-1	V_{SO} ⁽¹⁾ – 0.3	$V_{SO} - 0.1$		V
V_{OL}	Low level output voltage	$I_O = 2 \text{ mA}$, see Figure 8-1		0.1	0.3	V
CMTI	Common mode transient immunity	$V_I = V_{SI}$ or 0 V , $V_{CM} = 1000 \text{ V}$; see Figure 8-2	100			kV/us
I_{CC_SC}	DC current from supply under short circuit on V_{ISO}	V_{ISO} shorted to GND2		143		mA
$V_{ISO(RIP)}$	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, $C_{LOAD} = 0.1 \mu\text{F} \parallel 20 \mu\text{F}$, $I_{ISO} = 75 \text{ mA}$		90		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.16 Supply Current Characteristics—3.3-V Input, 3.3-V Output

$V_{CC} = 3.3 \text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7840						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7840); V _I = V _{SI} ⁽¹⁾ (ISOW7840 with F suffix)		26		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7840); V _I = 0 V (ISOW7840 with F suffix)		20		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		23		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		26		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		54		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7840); V _I = V _{SI} (ISOW7840 with F suffix)		73		mA
		V _I = V _{SI} (ISOW7840); V _I = 0 V (ISOW7840 with F suffix)		75		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		74		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		73		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		61		
ISOW7841						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7841); V _I = V _{SI} ⁽¹⁾ (ISOW7841 with F suffix)		26		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7841); V _I = 0 V (ISOW7841 with F suffix)		20		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		23		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		26		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		53		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7841); V _I = V _{SI} (ISOW7841 with F suffix)		73		mA
		V _I = V _{SI} (ISOW7841); V _I = 0 V (ISOW7841 with F suffix)		75		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		74		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		73		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		61		

$V_{CC} = 3.3 \text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7842						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7842); V _I = V _{SI} ⁽¹⁾ (ISOW7842 with F suffix)		28		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7842); V _I = 0 V (ISOW7842 with F suffix)		20		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		24		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		26		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		49		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7842); V _I = V _{SI} (ISOW7842 with F suffix)		71		mA
		V _I = V _{SI} (ISOW7842); V _I = 0 V (ISOW7842 with F suffix)		75		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		73		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		72		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		64		
ISOW7843						
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I = 0 V (ISOW7843); V _I = V _{SI} ⁽¹⁾ (ISOW7843 with F suffix)		28		mA
		No external I _{LOAD} ; V _I = V _{SI} (ISOW7843); V _I = 0 V (ISOW7843 with F suffix)		19		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF, No external I _{LOAD}		24		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF, No external I _{LOAD}		26		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF, No external I _{LOAD}		45		
I _{ISO(OUT)} ⁽²⁾	Current available to isolated supply	V _I = 0 V (ISOW7843); V _I = V _{SI} (ISOW7843 with F suffix)		70		mA
		V _I = V _{SI} (ISOW7843); V _I = 0 V (ISOW7843 with F suffix)		75		
		All channels switching with square wave clock input of 1 Mbps; C _L = 15 pF		72		
		All channels switching with square wave clock input of 10 Mbps; C _L = 15 pF		72		
		All channels switching with square wave clock input of 100 Mbps; C _L = 15 pF		68		

$V_{CC} = 3.3 \text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOW7844					
I_{CC} Current drawn from supply	No external I_{LOAD} ; $V_I = 0 \text{ V}$ (ISOW7844); $V_I = V_{SI}$ ⁽¹⁾ (ISOW7844 with F suffix)		30		mA
	No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7844); $V_I = 0 \text{ V}$ (ISOW7844 with F suffix)		19		
	All channels switching with square wave clock input of 1 Mbps; $C_L = 15 \text{ pF}$, No external I_{LOAD}		25		
	All channels switching with square wave clock input of 10 Mbps; $C_L = 15 \text{ pF}$, No external I_{LOAD}		26		
	All channels switching with square wave clock input of 100 Mbps; $C_L = 15 \text{ pF}$, No external I_{LOAD}		42		
$I_{ISO(OUT)}$ ⁽²⁾ Current available to isolated supply	$V_I = 0 \text{ V}$ (ISOW7844); $V_I = V_{SI}$ (ISOW7844 with F suffix)		68		mA
	$V_I = V_{SI}$ (ISOW7844); $V_I = 0 \text{ V}$ (ISOW7844 with F suffix)		75		
	All channels switching with square wave clock input of 1 Mbps; $C_L = 15 \text{ pF}$		71		
	All channels switching with square wave clock input of 10 Mbps; $C_L = 15 \text{ pF}$		71		
	All channels switching with square wave clock input of 100 Mbps; $C_L = 15 \text{ pF}$		71		

(1) V_{SI} = input side supply; V_{SO} = output side supply

(2) Current available to load should be derated by 2 mA/°C for $T_A > 115^\circ\text{C}$.

7.17 Switching Characteristics—5-V Input, 5-V Output

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Propagation delay time	See Figure 8-1		13	17.6	ns
PWD Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.7	ns
$t_{SK(o)}$ Channel-channel output skew time ⁽²⁾	Same-direction channels			2.5	ns
$t_{SK(p-p)}$ Part-part skew time ⁽³⁾				4.5	ns
t_r , t_f Output signal rise and fall times			2	4	ns

- (1) Also known as pulse skew.
 (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
 (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.18 Switching Characteristics—3.3-V Input, 5-V Output

$V_{CC} = 3.3\text{ V} \pm 10\%$, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Propagation delay time	See Figure 8-1		13.5	19.6	ns
PWD Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.7	ns
$t_{SK(o)}$ Channel-channel output skew time ⁽²⁾	Same-direction channels			2.5	ns
$t_{SK(p-p)}$ Part-part skew time ⁽³⁾				4.5	ns
t_r , t_f Output signal rise and fall times			2	4	ns

- (1) Also known as pulse skew.
 (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
 (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.19 Switching Characteristics—5-V Input, 3.3-V Output

$V_{CC} = 5\text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Propagation delay time	See Figure 8-1		14	19.7	ns
PWD Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.4	ns
$t_{SK(o)}$ Channel-channel output skew time ⁽²⁾	Same-direction channels			2	ns
$t_{SK(p-p)}$ Part-part skew time ⁽³⁾				4.5	ns
t_r , t_f Output signal rise and fall times			1	4	ns

- (1) Also known as pulse skew.
 (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
 (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.20 Switching Characteristics—3.3-V Input, 3.3-V Output

$V_{CC} = 3.3\text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Propagation delay time	See Figure 8-1		14.5	20.2	ns
PWD Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.4	ns
$t_{SK(o)}$ Channel-channel output skew time ⁽²⁾	Same-direction channels			2.2	ns
$t_{SK(p-p)}$ Part-part skew time ⁽³⁾				4.5	ns

$V_{CC} = 3.3 \text{ V} \pm 10\%$, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r , t_f	Output signal rise and fall times		1	3	ns

- (1) Also known as pulse skew.
- (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.21 Insulation Characteristics Curves




Figure 7-1. Thermal Derating Curve for Safety Limiting Current per VDE




Figure 7-2. Thermal Derating Curve for Safety Limiting Power per VDE

7.22 Typical Characteristics




Figure 7-3. Isolated Supply Voltage (V_{ISO}) vs Load Current (I_{ISO})




Figure 7-4. Isolated Supply Voltage (V_{ISO}) vs Load Current (I_{ISO})




Figure 7-5. ISOW7841 Supply Current (I_{CC}) vs Load Current (I_{ISO})




Figure 7-6. ISOW7841 Efficiency vs Load Current (I_{ISO})




Figure 7-7. ISOW7841 Power Dissipation vs Load Current (I_{ISO})




Figure 7-8. 3.3-V Isolated Supply Voltage (V_{ISO}) vs Free-Air Temperature




Figure 7-9. 5-V Isolated Supply Voltage (V_{ISO}) vs Free-Air Temperature




Figure 7-10. Short-Circuit Supply Current (I_{CC}) and Power (P) vs Supply Voltage (V_{CC})




Figure 7-11. ISOW7840 Supply Current vs Data Rate




Figure 7-12. ISOW7840 Supply Current vs Data Rate




Figure 7-13. ISOW7841 Supply Current vs Data Rate




Figure 7-14. ISOW7841 Supply Current vs Data Rate




Figure 7-15. ISOW7842 Supply Current vs Data Rate




Figure 7-16. ISOW7842 Supply Current vs Data Rate




Figure 7-17. ISOW7843 Supply Current vs Data Rate




Figure 7-18. ISOW7843 Supply Current vs Data Rate




Figure 7-19. ISOW7844 Supply Current vs Data Rate




Figure 7-20. ISOW7844 Supply Current vs Data Rate




Figure 7-21. Power-Supply Undervoltage Threshold vs Free Air Temperature




Figure 7-22. Propagation Delay Time vs Free-Air Temperature




Figure 7-23. High-Level Output Voltage vs High-Level Output Current




Figure 7-24. Low-Level Output Voltage vs Low-Level Output Current




Figure 7-25. 10-mA to 110-mA Load Transient Response






Figure 7-26. Soft Start at 10-mA Load




$V_{CC} = 5\text{ V}$ $V_{ISO} = 3.3\text{ V}$
Input current spike is because of charging the input supply decoupling capacitor

Figure 7-27. Soft Start at 120-mA Load




$V_{CC} = 5\text{ V}$ $V_{ISO} = 5\text{ V}$
Input current spike is because of charging the input supply decoupling capacitor

Figure 7-28. Soft Start at 10-mA Load




$V_{CC} = 5\text{ V}$ $V_{ISO} = 5\text{ V}$
Input current spike is because of charging the input supply decoupling capacitor

Figure 7-29. Soft Start at 130-mA Load




$V_{CC} = 5\text{ V}$ $V_{ISO} = 5\text{ V}$
Figure 7-30. V_{ISO} Ripple Voltage at 130 mA




$V_{CC} = 5\text{ V}$ $V_{ISO} = 3.3\text{ V}$
Figure 7-31. V_{ISO} Ripple Voltage at 130 mA

8 Parameter Measurement Information



The input pulse is supplied by a generator having the following characteristics: PRR $\leq$ 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$. At the input, 50- Ω resistor is required to terminate the input generator signal. The resistor is not required in the actual application. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 8-1. Switching Characteristics Test Circuit and Voltage Waveforms



$C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Pass-fail criteria: Outputs must remain stable.

Figure 8-2. Common-Mode Transient Immunity Test Circuit

9 Detailed Description

9.1 Overview

The ISOW784x family of devices has a high-efficiency, low-emissions isolated DC-DC converter, and four high-speed isolated data channels. [Figure 9-1](#) shows the functional block diagram of the ISOW784x family of devices.

The integrated DC-DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of a high-Q on-chip transformer provide high efficiency and low radiated emissions. The integrated transformer uses thin film polymer as the insulation barrier.

The V_{CC} supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified and regulated to either 3.3 V or 5 V, depending on the SEL pin. The output voltage, V_{ISO} , is monitored and feedback information is conveyed to the primary side through a dedicated isolation channel. The duty cycle of the primary switching stage is adjusted accordingly. The fast feedback control loop of the power converter ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the V_{CC} and V_{ISO} supplies which ensures robust system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power up.

The integrated signal-isolation channels employ an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one state and sends no signal to represent the other state. The receiver demodulates the signal after signal conditioning and produces the output through a buffer stage. The signal-isolation channels incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. [Figure 9-2](#) shows a functional block diagram of a typical signal isolation channel.

The ISOW784x family of devices is suitable for applications that have limited board space and require more integration. This family of devices is also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

9.2 Functional Block Diagram




Figure 9-1. Block Diagram




Figure 9-2. Conceptual Block Diagram of a Capacitive Data Channel

Figure 9-3 shows a conceptual detail of how the OOK scheme works.




Figure 9-3. On-Off Keying (OOK) Based Modulation Scheme

9.3 Feature Description

Table 9-1 shows an overview of the device features.

Table 9-1. Device Features

PART NUMBER ⁽¹⁾	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT STATE	RATED ISOLATION ⁽²⁾
ISOW7840	4 forward, 0 reverse	100 Mbps	High	5 kV _{RMS} / 7071 V _{PK}
ISOW7840F			Low	
ISOW7841	High			
ISOW7841F	Low			
ISOW7842	2 forward, 2 reverse		High	
ISOW7842F			Low	
ISOW7843	1 forward, 3 reverse		High	
ISOW7843F			Low	
ISOW7844	0 forward, 4 reverse		High	
ISOW7844F			Low	

(1) The F suffix is part of the orderable part number. See the [Section 14](#) section for the full orderable part number.

(2) For detailed isolation ratings, see the [Section 7.7](#) table.

9.3.1 Electromagnetic Compatibility (EMC) Considerations

The ISOW784x family of devices uses emissions reduction schemes for the internal oscillator and advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISOW784x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

9.3.2 Power-Up and Power-Down Behavior

The ISOW784x family of devices has built-in UVLO on the V_{CC} and V_{ISO} supplies with positive-going and negative-going thresholds and hysteresis. When the V_{CC} voltage crosses the positive-going UVLO threshold during power-up, the DC-DC converter initializes and the power converter duty cycle is increased in a controlled manner. This soft-start scheme limits primary peak currents drawn from the V_{CC} supply and charges the V_{ISO} output in a controlled manner, avoiding overshoots. Outputs of the isolated data channels are in an indeterminate state until the V_{CC} or V_{ISO} voltage crosses the positive-going UVLO threshold. When the UVLO positive-going threshold is crossed on the secondary side V_{ISO} pin, the feedback data channel starts providing feedback to the primary controller. The regulation loop takes over and the isolated data channels go to the normal state defined by the respective input channels or their default states. Design should consider a sufficient time margin (typically 10 ms with 10- μ F load capacitance) to allow this power up sequence before valid data channels are accounted for system functionality.

When V_{CC} power is lost, the primary side DC-DC controller turns off when the UVLO lower threshold is reached. The V_{ISO} capacitor then discharges depending on the external load. The isolated data outputs on the V_{ISO} side are returned to the default state for the brief time that the V_{ISO} voltage takes to discharge to zero.

9.3.3 Current Limit, Thermal Overload Protection

The ISOW784x family of devices is protected against output overload and short circuit. Output voltage starts dropping when the power converter is not able to deliver the current demanded during overload conditions. For a V_{ISO} short-circuit to ground, the duty cycle of the converter is limited to help protect against any damage.

Thermal protection is also integrated to help prevent the device from getting damaged during overload and short-circuit conditions on the isolated output. Under these conditions, the device temperature starts to increase. When the temperature goes above 180°C, thermal shutdown activates and the primary controller turns off which removes the energy supplied to the V_{ISO} load, which causes the device to cool off. When the junction temperature goes below 150°C, the device starts to function normally. If an overload or output short-circuit condition prevails, this protection cycle is repeated. Care should be taken in the design to prevent the device junction temperatures from reaching such high values.

9.4 Device Functional Modes

Table 9-2 lists the supply configurations for these devices.

Table 9-2. Supply Configurations

SEL INPUT	V_{CC}	V_{ISO}
Shorted to V_{ISO}	5 V	5 V
Shorted to V_{ISO}	3.3 V	5 V
Shorted to GND2 or floating	5 V	3.3 V ⁽¹⁾
Shorted to GND2 or floating	3.3 V	3.3 V ⁽¹⁾

(1) The SEL pin has a weak pulldown internally. Therefore for $V_{ISO} = 3.3$ V, the SEL pin should be strongly connected to the GND2 pin in noisy system scenarios.

Table 9-3 lists the functional modes for ISOW784x devices.

Table 9-3. Function Table

INPUT SUPPLY (V_{CC}) ⁽¹⁾	INPUT (INx)	OUTPUT (OUTx)	COMMENTS
PU	H	H	Output channel assumes the logic state of its input
	L	L	
	Open	Default	Default mode ⁽²⁾ : When INx is open, the corresponding output channel assumes logic based on default output mode of selected version
PD	X	Undetermined ⁽³⁾	

(1) PU = Powered up ($V_{CC} \geq 2.7$ V); PD = Powered down ($V_{CC} < 2.1$ V); X = Irrelevant; H = High level; L = Low level, V_{CC} = Input-side supply

- (2) In the default condition, the output is high for ISOW784x and low for ISOW784x with the F suffix.
- (3) The outputs are in an undetermined state when $V_{CC} < 2.1$ V.

9.4.1 Device I/O Schematics




Figure 9-4. Device I/O Schematics

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The device is a high-performance, quad channel digital isolator with integrated DC-DC converter. Typically digital isolators require two power supplies isolated from each other to power up both sides of device. Due to the integrated DC-DC converter in the device, the isolated supply is generated inside the device that can be used to power isolated side of the device and peripherals on isolated side, thus saving board space. The device uses single-ended CMOS-logic switching technology. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is Microcontroller or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

The device is suitable for applications that have limited board space and desire more integration. The device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

10.2 Typical Application



For step-by-step design procedure, circuit schematics, bill of materials, printed circuit board (PCB) files, simulation results, and test results, refer to [TI Design TIDA-01333, Eight-Channel, Isolated, High-Voltage Analog Input Module With ISOW7841 Reference Design](#).

Figure 10-1 shows the typical schematic for SPI isolation.




Figure 10-1. Isolated Power and SPI for ADC Sensing Application with ISOW7841

10.2.1 Design Requirements

To design with this device, use the parameters listed in [Table 10-1](#).

Table 10-1. Design Parameters

PARAMETER	VALUE
Input voltage	3 V to 5.5 V
Decoupling capacitor between V _{CC} and GND1	0.1 µF to 10 µF


Table 10-1. Design Parameters (continued)

PARAMETER	VALUE
Decoupling capacitor between V _{ISO} and GND2	0.1 μF to 10 μF

Because of very-high current flowing through the ISOW7841 device V_{CC} and V_{ISO} supplies, higher decoupling capacitors typically provide better noise and ripple performance. Although a 10-μF capacitor is adequate, higher decoupling capacitors (such as 47 μF) on both the V_{CC} and V_{ISO} pins to the respective grounds are strongly recommended to achieve the best performance.

10.2.2 Detailed Design Procedure

The devices requires only external bypass capacitors to operate. These low-ESR ceramic bypass capacitors must be placed as close to the chip pads as possible.



Optional 100 μF capacitor can be added between V_{CC} and GND1; refer to [Section 11](#).

Figure 10-2. Typical ISOW7841 Circuit Hook-Up

The V_{CC} power-supply input provides power to isolated data channels and to the isolated DC-DC converter. Use [Equation 1](#) to calculate the total power budget on the primary side.


$$I_{CC} = (V_{ISO} \times I_{ISO}) / (\eta \times V_{CC}) + I_{inpx} \quad (1)$$

where

- I_{CC} is the total current required by the primary supply.
- V_{ISO} is the isolated supply voltage.
- I_{ISO} is the external load on the isolated supply voltage.
- η is the efficiency.
- V_{CC} is the supply voltage.

- I_{inpx} is the total current drawn for the isolated data channels and power converter when data channels are toggling at a specific data rate. This data is shown in the [Section 7.9](#) table.

10.2.3 Application Curve



Input current spike is because of charging the input supply decoupling capacitor

Figure 10-3. Soft-Start Waveform

10.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See [Figure 10-4](#) for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

[Figure 10-5](#) shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1000 V_{RMS} with a lifetime of 1184 years.




Figure 10-4. Test Setup for Insulation Lifetime Measurement




Figure 10-5. Insulation Lifetime Projection Data

11 Power Supply Recommendations

To help make sure that operation is reliable at data rates and supply voltages, adequate decoupling capacitors must be located as close to supply pins as possible. The input supply (V_{CC}) must have an appropriate current rating to support output load and switching at the maximum data rate required by the end application. For more information, refer to the [Section 10.2.2](#) section.

12 Layout

12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low-EMI PCB design (see [Figure 12-1](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Keep decoupling capacitors as close as possible to the V_{CC} and V_{ISO} pins.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Because the device has no thermal pad to dissipate heat, the device dissipates heat through the respective GND pins. Ensure that enough copper is present on both GND pins to prevent the internal junction temperature of the device from rising to unacceptable levels.

The integrated signal and power isolation device simplifies system design and reduces board area. The use of low-inductance micro-transformers in the device necessitates the use of high frequency switching, resulting in higher radiated emissions compared to discrete solutions. The device uses on-chip circuit techniques to reduce emissions compared to competing solutions. For further reduction in radiated emissions at system level, refer to the [Low-Emission Designs With ISOW7841 Integrated Signal and Power Isolator application report](#).

12.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

12.2 Layout Example




Figure 12-1. Layout Example

13 Device and Documentation Support

13.1 Device Support

13.1.1 Development Support

For development support, refer to:

- [8-ch Isolated High Voltage Analog Input Module with ISOW7841 Reference Design](#)
- [Isolated RS-485 With Integrated Signal and Power Reference Design](#)
- [Isolated RS-232 With Integrated Signal and Power Reference Design](#)

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Digital Isolator Design Guide](#)
- Texas Instruments, [Isolation Glossary](#)
- Texas Instruments, [ISOW784x Quad-Channel Digital Isolator With Integrated DC-DC Converter Evaluation Module user's guide](#)
- Texas Instruments, [Low-Emission Designs With ISOW7841 Integrated Signal and Power Isolator application report](#)
- Texas Instruments, [Overvoltage protection for isolated DC/DC converter tech note](#)

13.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 13-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISOW7840	Click here	Click here	Click here	Click here	Click here
ISOW7841	Click here	Click here	Click here	Click here	Click here
ISOW7842	Click here	Click here	Click here	Click here	Click here
ISOW7843	Click here	Click here	Click here	Click here	Click here
ISOW7844	Click here	Click here	Click here	Click here	Click here

13.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.5 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.8 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISOW7840DWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWERG4	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWERG4.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840DWERG4.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840
ISOW7840FDWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWERG4	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWERG4.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7840FDWERG4.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7840F
ISOW7841DWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWERG4	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWERG4.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841DWERG4.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841
ISOW7841FDWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7841FDWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISOW7841FDWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7841FDWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7841FDWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7841FDWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7841FDWERG4	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7841FDWERG4.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7841FDWERG4.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7841F
ISOW7842DWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWERG4	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWERG4.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842DWERG4.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842
ISOW7842FDWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWERG4	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWERG4.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7842FDWERG4.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7842F
ISOW7843DWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843
ISOW7843DWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843
ISOW7843DWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843
ISOW7843DWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843
ISOW7843DWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843
ISOW7843DWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISOW7843FDWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843F
ISOW7843FDWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843F
ISOW7843FDWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843F
ISOW7843FDWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843F
ISOW7843FDWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843F
ISOW7843FDWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7843F
ISOW7844DWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWERG4	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWERG4.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844DWERG4.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844
ISOW7844FDWE	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844F
ISOW7844FDWE.A	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844F
ISOW7844FDWE.B	Active	Production	SOIC (DWE) 16	40 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844F
ISOW7844FDWER	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844F
ISOW7844FDWER.A	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844F
ISOW7844FDWER.B	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7844F

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISOW7840DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7840FDWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7841DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7841FDWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7842DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7842FDWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7843DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7843FDWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7844DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7844FDWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISOW7840DWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7840FDWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7841DWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7841FDWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7842DWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7842FDWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7843DWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7843FDWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7844DWER	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7844FDWER	SOIC	DWE	16	2000	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISOW7840DWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7840DWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7840DWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7840FDWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7840FDWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7840FDWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7841DWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7841DWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7841DWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7841FDWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7841FDWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7841FDWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7842DWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7842DWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7842DWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7842FDWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7842FDWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7842FDWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7843DWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7843DWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7843DWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7843FDWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7843FDWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7843FDWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7844DWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7844DWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7844DWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7844FDWE	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7844FDWE.A	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISOW7844FDWE.B	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6



DWE0016A

PACKAGE OUTLINE **SOIC - 2.65 mm max height**

SOIC



4223098/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DWE0016A

SOIC - 2.65 mm max height



SOIC



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4223098/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height

SOIC



4223098/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated