
4.25-GBPS CABLE AND PC BOARD EQUALIZER

FEATURES

- Multirate Operation up to 4.25 Gbps
- Compensates up to 12 dB Loss at 2.1 GHz
- Suitable to Receive 4.25 Gbps Data Over up to 36 Inches (0.91 Meters) of FR4 PC Boards
- Suitable to Receive 4.25 Gbps Data Over up to 30 Feet (9.1 Meters) of CX4 Cable
- Ultralow Power Consumption
- Input Offset Cancellation
- High-Input Dynamic Range
- Output Disable
- Output Polarity Select
- Selectable Loss-of-Signal (LOS) Detection
- Selectable Squelch Function
- CML Data Outputs
- Single 3.3-V Supply
- Surface-Mount, Small-Footprint, 3-mm × 3-mm, 16-Pin QFN Package

APPLICATIONS

- 1.0625-Gbps, 2.125-Gbps, and 4.25-Gbps Fibre Channel Systems
- High-Speed Links in Communication and Data Systems
- Backplane Interconnect
- Rack-to-Rack Interconnect

DESCRIPTION

The TLK4201EA is a versatile, high-speed limiting equalizer for applications in digital high-speed links with data rates up to 4.25 Gbps.

This device provides a high-frequency boost of 12 dB at 2.1 GHz as well as sufficient gain to ensure a fully differential output swing for input signals as low as 100 mV_{P-P} (at the input of the interconnect line or cable).

The high input signal dynamic range ensures low-jitter output signals even when overdriven with input signal swings as high as 2000 mV_{P-P}.

The TLK4201EA includes fixed loss-of-signal (LOS) detection, which can be used to implement a squelch function by connecting the LOS output to the adjacent DISABLE input. The LOS function can be disabled by pulling LOSDIS to high level.

The TLK4201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN package. It requires a single 3.3-V supply.

This very power-efficient equalizer is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BLOCK DIAGRAM

A simplified block diagram of the TLK4201EA is shown in Figure 1. This compact, low-power, 4.25-Gbps equalizer consists of a high-speed data path with an offset cancellation circuitry, a loss-of-signal detection block, and a band-gap voltage reference and bias current generation block.

The equalizer requires a single 3.3-V supply voltage. All circuit parts are described in detail as follows.




Figure 1. Simplified Block Diagram of the TLK4201EA

HIGH-SPEED DATA PATH

The high-speed data signal with frequency dependent loss is applied to the data path by means of the input signal pins DIN+/DIN-. The data path consists of the fixed equalizer input stage with 100-Ω on-chip differential line termination, three gain stages, which provide the required gain to ensure a limited output signal, and a CML output stage. The equalized and amplified data output signal is available at the output pins DOUT+/DOUT-, which provide 2 × 50-Ω back-termination to VCC. The output stage also includes a data polarity switching function, which is controlled by the OUTPOL input, and a disable function, controlled by the signal applied to the DISABLE input pin. An offset cancellation circuit compensates for inevitable internal offset voltages and thus ensures proper operation even for very small input data signals.

The low-frequency cutoff is as low as 10 kHz with the built-in filter capacitor. For applications which require even lower cutoff frequencies, an additional external filter capacitor can be connected to the COC1/COC2 pins.

LOSS OF SIGNAL DETECTION

The output signal of the second gain stage is monitored by the loss-of-signal detection circuitry. In this block, the input signal is compared to a fixed threshold. If the low-frequency components of the input signal fall below this threshold, a loss of signal is indicated at the LOS pin.

A squelch function can be easily implemented by connecting the LOS output to the adjacent DISABLE input. This measure avoids chattering of the output when no input signal is present. The LOS function can be disabled by pulling LOSDIS to high level.

BAND-GAP VOLTAGE AND BIAS GENERATION

The TLK4201EA equalizer is supplied by a single 3.3V ±10% supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

An on-chip band-gap voltage circuit generates a supply-voltage-independent reference from which all internally required voltages and bias currents are derived.

DEVICE INFORMATION

The TLK4201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN Package.

This quad package has a lead pitch of 0.5 mm. The pinout is shown in [Figure 2](#).




Figure 2. Pinout of TLK4201EA

TERMINAL FUNCTIONS

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
VCC	1, 4, 12	Supply	3.3V ± 10% supply voltage.
DIN+	2	Analog In	Noninverted data input. On-chip 100-Ω terminated to DIN–.
DIN–	3	Analog In	Inverted data input. On-chip 100-Ω terminated to DIN+.
LOSDIS	5	CMOS In	LOS disable input. High level disables LOS circuitry and sets LOS pin to low level. Low level enables LOS function. This pin has approximately 825-kΩ internal electronic pulldown resistor.
DISABLE	6	CMOS In	Disables CML output stage when set to high level. 400-kΩ on-chip pulldown resistor.
LOS	7	CMOS Out	High level indicates that the input signal amplitude is below the fixed threshold level.
GND	8, 16	Supply	Circuit ground
OUTPUTPOL	9	CMOS In	Output data signal polarity select with approximately 715-kΩ internal electronic pullup resistor: Setting to high-level or leaving pin open selects normal polarity. Low-level selects inverted polarity.
DOUT–	10	CML Out	Inverted data output. On-chip 50-Ω back-terminated to VCC.
DOUT+	11	CML Out	Noninverted data output. On-chip 50-Ω back-terminated to VCC.
NC	13	—	Not connected
COC1	14	Analog	Offset cancellation filter capacitor terminal 1. Connect an additional filter capacitor between this pin and COC2 (pin 15). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).
COC2	15	Analog	Offset cancellation filter capacitor terminal 2. Connect an additional filter capacitor between this pin and COC1 (pin 14). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).
EP	EP		Exposed die pad (EP) must be grounded.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE ⁽¹⁾	UNIT
V _{CC}	Supply voltage at VCC ⁽²⁾	–0.3 to 4	V
V _{DIN+} , V _{DIN–}	Input voltage at DIN+, DIN– ⁽²⁾	0.5 to 4	V
V _{LOSDIS} , V _{DISABLE} , V _{OUTPOL} , V _{COC1} , V _{COC2}	Input voltage at LOSDIS, DISABLE, OUTPOL, COC1, COC2 ⁽²⁾	–0.3 to 4	V
V _{COC,DIFF}	Differential input voltage between COC1 and COC2	±1	V
V _{DIN,DIFF}	Differential input voltage between DIN+ and DIN–	±2.5	v
I _{DIN+} , I _{DIN–}	Continuous input current at input pins DIN+ and DIN–	–25 to 25	mA
ESD	ESD ratings at all pins, human body model (HBM)	2.5	kV
T _{J,max}	Maximum junction temperature	125	°C
T _{stg}	Storage temperature range	–65 to 85	°C
T _A	Free-air operating temperature	–40 to 85	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage, CMOS	2.1			V
V _{IL}	Low-level input voltage, CMOS			0.6	V
T _A	Free-air operating temperature	–40		85	°C

DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
I _{CC}	Supply current		32	38	mA
R _I	Input resistance, data		100		Ω
R _O	Output resistance, data		50		Ω
V _{OH}	High-level output voltage, LOS		2.4		V
V _{OL}	Low-level output voltage, LOS			0.4	V

(1) Typical values are measured at V_{CC} = 3.3 V and T_A = 25°C

AC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Low frequency –3dB bandwidth		C _{OC} = open		10	50	kHz
		C _{OC} = 0.1 μ F		0.8		
Maximum data rate			4.25			Gbps
V _{IN,MIN}	Data input voltage sensitivity ⁽²⁾	BER < 10 ⁻¹² , input signal applied over 36 inches of 7-mil-wide stripline interconnect on standard FR4, voltage at the input of the interconnect line, K28.5 pattern at 4.25 Gbps.		100	120	mV _{P-P}
V _{IN,MAX}	Data input voltage overload	Voltage at the interconnect input	2000			mV _{P-P}
	High-frequency boost	f = 2.1 GHz	9	12	16	dB
V _{OD}	Data differential output voltage swing	DISABLE = high		0.25	10	mV _{P-P}
		DISABLE = low	600	780	1200	
DJ	Deterministic jitter	f = 4.25 GHz, K28.5 pattern, V _{IN} = 200 mV _{P-P} (differential voltage at the interconnect input)	No board or cable	20		pS _{P-P}
			24 inches of 7-mil-wide stripline on standard FR4	25		
			36 inches of 7-mil-wide stripline on standard FR4	20		
			30 feet CX4 cable	20		
			50 feet CX4 cable	35		
RJ	Random jitter	V _{IN} = 200 mV _{P-P} (differential voltage at the interconnect input)		4		pS _{RMS}
	Latency	From DIN+/DIN– to DOUT+/DOUT–		250		ps
t _r	Output rise time	20% to 80%, 4.25 Gbps, no board or cable		55	85	ps
t _f	Output fall time	20% to 80%, 4.25 Gbps, no board or cable		55	85	ps
t _{DIS}	Disable response time			20		ns
V _{AS}	LOS assert threshold voltage	Input signal applied over 36 inches of 7-mil-wide stripline interconnect on standard FR4, voltage at the input of the interconnect line, K28.5 pattern at 4.25 Gbps. ⁽³⁾	40	80		mV _{P-P}
V _{DAS}	LOS de-assert threshold voltage	Input signal applied over 36 inches of 7-mil-wide stripline interconnect on standard FR4, voltage at the input of the interconnect line, K28.5 pattern at 4.25 Gbps. ⁽³⁾		130	200	mV _{P-P}
	LOS hysteresis	K28.5 at 4.25 Gbps over 36 inches of 7-mil-wide stripline on standard FR4	3	4.5		dB
t _{AS/DAS}	LOS assert/de-assert time	K28.5 at 4.25 Gbps over 36 inches of 7-mil-wide stripline on standard FR4	2		100	μ s

(1) Typical values are measured at V_{CC} = 3.3 V and T_A = 25°C.


(2) The given differential input signal swing is measured at the input of the interconnect. The high-frequency components of the signal at the output of the interconnect (connected to input pins DIN+/DIN– of the TLK4201EA) may be attenuated by as much as 12 dB at 2.1 GHz depending on the interconnect length and attenuation characteristics of the interconnect.

(3) Depending on the interconnect line length and performance, the bit pattern, and the data rate, the assert and de-assert threshold voltage levels vary. For more information, see the *Typical Characteristics* section.

TYPICAL CHARACTERISTICS

Typical operating condition is at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, and $V_{IN} = 200\text{ mV}_{P-P}$ (unless otherwise noted)

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 4.25 GBPS USING A PRBS $2^{31} - 1$ PATTERN




G001

Figure 3. Equalizer Input And Output Signals With Different Interconnect Lines at 4.25 GHz

TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, and $V_{IN} = 200\text{ mV}_{P-P}$ (unless otherwise noted)

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 2.125 GBPS USING A PRBS $2^{31} - 1$ PATTERN



G002

Figure 4. Equalizer Input And Output Signals With Different Interconnect Lines at 2.125 GHz

TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, and $V_{IN} = 200\text{ mV}_{P-P}$ (unless otherwise noted)




Figure 5.

G003




Figure 6.

G004




Figure 7.

G005




Figure 8.

G006

TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, and $V_{IN} = 200\text{ mV}_{P-P}$ (unless otherwise noted)




Figure 9.

G007




Figure 10.

G008




Figure 11.

G009





Figure 12.

G010

APPLICATION INFORMATION


Figure 13 shows the TLK4201EA connected with an ac-coupled interface to the data signal source via a stripline interconnect line. The output load is ac-coupled as well.

The ac-coupling capacitors C_1 through C_4 in the input and output data signal lines are the only required external components. In addition, if a very low cutoff frequency is required, as an option, an external filter capacitor C_{OC} may be used.



S0072-03

Figure 13. Basic Application Circuit with AC-Coupled I/Os



G011

Figure 14. Attenuation Characteristics of Stripline Interconnect Lines

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLK4201EARGTR	Obsolete	Production	VQFN (RGT) 16	-	-	Call TI	Call TI	-40 to 85	420E
TLK4201EARGTT	Obsolete	Production	VQFN (RGT) 16	-	-	Call TI	Call TI	-40 to 85	420E

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGT 16

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated