

SN74LV8T165-Q1 Automotive Parallel-Load 8-Bit Shift Registers

1 Features

- Wide operating range of 1.8 V to 5.5 V
- Single-supply voltage translator (refer to [LVxT Enhanced Input Voltage](#)):
 - Up translation:
 - 1.2 V to 1.8 V
 - 1.5 V to 2.5 V
 - 1.8 V to 3.3 V
 - 3.3 V to 5.0 V
 - Down translation:
 - 5.0 V, 3.3 V, 2.5 V to 1.8 V
 - 5.0 V, 3.3 V to 2.5 V
 - 5.0 V to 3.3 V
- 5.5 V tolerant input pins
- Supports standard pinouts
- Up to 150Mbps with 5 V or 3.3 V V_{CC}
- Latching logic with known power-up state
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- [Increase the number of inputs on a microcontroller](#)

3 Description

The SN74LV8T165-Q1 device is a parallel- or serial-in, serial-out 8-bit shift register. This device has two modes of operation: load data, and shift data which are controlled by the SH/ $\overline{LD}$ input. The output level is referenced to the supply voltage (V_{CC}) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example 3.3 V to 2.5 V output).


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM) ⁽³⁾
SN74LV8T165-Q1	PW (TSSOP, 16)	5 mm × 6.4 mm	5 mm × 4.4 mm
	BQB (WQFN, 16)	3.5 mm × 2.5 mm	3.5 mm × 2.5 mm

(1) For more information, see [Section 11](#)

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

(3) The body size (length × width) is a nominal value and does not include pins.



Simplified Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	7.3 Feature Description.....	13
2 Applications	1	7.4 Device Functional Modes.....	16
3 Description	1	8 Application and Implementation	17
4 Pin Configuration and Functions	3	8.1 Application Information.....	17
5 Specifications	4	8.2 Typical Application.....	17
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	19
5.2 ESD Ratings.....	4	8.4 Layout.....	19
5.3 Recommended Operating Conditions.....	5	9 Device and Documentation Support	21
5.4 Thermal Information.....	5	9.1 Documentation Support.....	21
5.5 Electrical Characteristics.....	6	9.2 Receiving Notification of Documentation Updates.....	21
5.6 Timing Characteristics.....	7	9.3 Support Resources.....	21
5.7 Switching Characteristics.....	8	9.4 Trademarks.....	21
5.8 Typical Characteristics.....	10	9.5 Electrostatic Discharge Caution.....	21
6 Parameter Measurement Information	12	9.6 Glossary.....	21
7 Detailed Description	13	10 Revision History	21
7.1 Overview.....	13	11 Mechanical, Packaging, and Orderable Information	21
7.2 Functional Block Diagram.....	13		

4 Pin Configuration and Functions




Figure 4-1. PW Package, 16-Pin TSSOP (Top View)




Figure 4-2. BQB Package, 16-Pin WQFN (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
SH/LD	1	I	Enable shifting when input is high, load data when input is low
CLK	2	I	Clock, rising edge triggered
E	3	I	Parallel input E
F	4	I	Parallel input F
G	5	I	Parallel input G
H	6	I	Parallel input H
$\overline{Q}_H$	7	O	Inverted serial output
GND	8	G	Ground
Q_H	9	O	Serial output
SER	10	I	Serial input
A	11	I	Parallel input A
B	12	I	Parallel input B
C	13	I	Parallel input C
D	14	I	Parallel input D
CLK INH	15	I	Clock inhibit input
V _{CC}	16	P	Positive supply
Thermal pad ⁽²⁾		—	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power

(2) BQB package only.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_I	Input voltage range ⁽²⁾		-0.5	7	V
V_O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	7	V
V_O	Output voltage range ⁽²⁾		-0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current	$V_I < -0.5$ V		-20	mA
I_{OK}	Output clamp current	$V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V		± 20	mA
I_O	Continuous output current	$V_O = 0$ to V_{CC}		± 25	mA
	Continuous output current through V_{CC} or GND			± 75	mA
T_{stg}	Storage temperature		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾	± 2000	V
		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	± 1000	

- (1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V_{CC}	Supply voltage		1.65	5.5	V
V_I	Input voltage		0	5.5	V
V_O	Output voltage		0	V_{CC}	V
$V_{IH}^{(1)}$	High-level input voltage	$V_{CC} = 1.65\text{ V to }2\text{ V}$	1.1		V
		$V_{CC} = 2.25\text{ V to }2.75\text{ V}$	1.28		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	1.45		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	2		
$V_{IL}^{(1)}$	Low-Level input voltage	$V_{CC} = 1.65\text{ V to }2\text{ V}$		0.51	V
		$V_{CC} = 2.25\text{ V to }2.75\text{ V}$		0.65	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$		0.75	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		0.8	
I_O	Output current	$V_{CC} = 1.6\text{ V to }2\text{ V}$		± 8	mA
		$V_{CC} = 2.25\text{ V to }2.75\text{ V}$		± 15	
		$V_{CC} = 3.3\text{ V to }5.0\text{ V}$		± 25	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 1.6\text{ V to }5.0\text{ V}$		20	ns/V
$\Delta t/\Delta V_{CC}^{(2)}$	Safe supply ramp rate for POR	$V_{CC} = 1.6\text{ V to }5.5\text{ V}$	6		$\mu\text{s/V}$
T_A	Operating free-air temperature		-40	125	$^{\circ}\text{C}$

- (1) All inputs of the device must be held at a valid high or low state for proper device operation. Refer to the *Feature Description* section under *LVxT Enhanced Input Voltage* for details.
- (2) V_{CC} must start ramping below $V_{POR(min)}$ and reach above $V_{POR(max)}$ to allow proper reset functionality. Refer to *Electrical Characteristics* for details.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		BQB (WQFN)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.6	131.2	$^{\circ}\text{C/W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	96.6	69.4	$^{\circ}\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	75.4	75.8	$^{\circ}\text{C/W}$
Ψ_{JT}	Junction-to-top characterization parameter	19.1	21	$^{\circ}\text{C/W}$
Y_{JB}	Junction-to-board characterization parameter	75.4	75.4	$^{\circ}\text{C/W}$
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	56.1	N/A	$^{\circ}\text{C/W}$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			-40°C to 125°C			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{OH}	I _{OH} = -50 μA	1.65 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			V	
	I _{OH} = -2 mA	1.65 V to 2 V	1.28	1.7	(1)	1.21				
	I _{OH} = -3 mA	2.25 V to 2.75 V	2	2.4	(1)	1.93				
	I _{OH} = -5.5 mA	3 V to 3.6 V	2.6	3.08	(1)	2.49				
	I _{OH} = -8 mA	4.5 V to 5.5 V	4.1	4.65	(1)	3.95				
V _{OL}	I _{OL} = 50 μA	1.65 V to 5.5 V	0.1			0.1			V	
	I _{OL} = 2 mA	1.65 V to 2 V	0.1(1)			0.2	0.25			
	I _{OL} = 3 mA	2.25 V to 2.75 V	0.1(1)			0.15	0.2			
	I _{OL} = 5.5 mA	3 V to 3.6 V	0.2(1)			0.2	0.25			
	I _{OL} = 8 mA	4.5 V to 5.5 V	0.3(1)			0.3	0.35			
I _I	V _I = 0 V or V _{CC}	0 V to 5.5 V	±0.1			±1			μA	
I _{CC}	V _I = 0 V or V _{CC} , I _O = 0; open on loading	1.65 V to 5.5 V	2			20			μA	
ΔI _{CC}	One input at 0.3 V or 3.4 V, other inputs at 0 or V _{CC} , I _O = 0	5.5 V	1.35			1.5			mA	
	One input at 0.3 V or 1.1 V, other inputs at 0 or V _{CC} , I _O = 0	1.8 V	10			20			μA	
C _I	V _I = V _{CC} or GND	5 V	4 10			10			pF	
C _{PD} (2) (3)	No load, F = 1 MHz	5 V	32						pF	
V _{POR}	V _{CC} ramp rate of 6 μs/V to 100 ms/V	1.65 V to 5.5 V	0.3	1.5		0.3	1.5		V	

(1) Typical value at nearest nominal voltage (1.8 V, 2.5 V, 3.3 V, and 5 V)

(2) C_{PD} is used to determine the dynamic power consumption, per channel.

(3) P_D = V_{CC}² × F_I × (C_{PD} + C_L) where F_I = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

5.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V _{CC}	T _A = 25°C		-40°C to 125°C		UNIT
				MIN	MAX	MIN	MAX	
f _{CLOCK}	Clock frequency		1.8 V	37.7		27.8		MHz
t _W	Pulse duration	SH/LD low		6.1		6.9		ns
		CLK high or low		6.1		7		
t _{SU}	Setup time	SH/LD high before CLK↑		6.3		8		
		SER before CLK↑		7.9		10.1		
		CLK INH low before CLK↑		1		1		
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		8.3		10		
t _H	Hold time	SER data after CLK↑		0		0		
		PAR data after SH/LD↓		0		0		
f _{CLOCK}	Clock frequency		2.5 V	53.9		39.7		MHz
t _W	Pulse duration	SH/LD low		4.3		5.4		ns
		CLK high or low		4.3		4.5		
t _{SU}	Setup time	SH/LD high before CLK↑		3.3		4.5		
		SER before CLK↑		4.5		5.9		
		CLK INH low before CLK↑		1		1		
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		5.7		6.9		
t _H	Hold time	SER data after CLK↑		0		0		
		PAR data after SH/LD↓		0		0		
f _{CLOCK}	Clock frequency		3.3 V	77		56.7		MHz
t _W	Pulse duration	SH/LD low		4.3		4.3		ns
		CLK high or low		4.3		4.3		
t _{SU}	Setup time	SH/LD high before CLK↑		2.2		2.9		
		SER before CLK↑		3.2		4		
		CLK INH low before CLK↑		1		1		
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		4.5		5.3		
t _H	Hold time	SER data after CLK↑		0		0		
		PAR data after SH/LD↓		0		0		
f _{CLOCK}	Clock frequency		5 V	110		81		MHz
t _W	Pulse duration	SH/LD low		4.3		4.3		ns
		CLK high or low		4.3		4.3		
t _{SU}	Setup time	SH/LD high before CLK↑		1.4		1.9		
		SER before CLK↑		1.3		1.8		
		CLK INH low before CLK↑		1		1		
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		2.6		3.1		
t _H	Hold time	SER data after CLK↑		0		0		
		PAR data after SH/LD↓		0		0		

5.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{CC}	T _A = 25°C			-40°C to 125°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 15 pF	1.8 V	14.5	21.3		1		24.2	ns
t _{PHL}					14.5	24.5		1		27.6	
t _{PLH}	H	Q _H or $\overline{Q}_H$			13	28.1		1		33.2	
t _{PHL}					13	31.1		1		36.3	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			14.7	31.4		1		37.1	
t _{PHL}					14.7	34.4		1		40.2	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 50 pF		17.8	26.1		1		29.5	
t _{PHL}					17.8	29.6		1		32.8	
t _{PLH}	H	Q _H or $\overline{Q}_H$			16.3	32.9		1		38.5	
t _{PHL}					16.3	36.1		1		41.5	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			18	36.3		1		42.5	
t _{PHL}					18	39.5		1		45.4	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 15 pF	2.5 V	11.2	12.3		1		14.8	ns
t _{PHL}					11.2	13.3		1		16	
t _{PLH}	H	Q _H or $\overline{Q}_H$			9.97	15.9		1		19.9	
t _{PHL}					9.97	16.8		1		21	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			11.3	18.2		1		22.6	
t _{PHL}					11.3	19		1		23.8	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 50 pF		13.7	15.3		1		18.2	
t _{PHL}					13.7	17.1		1		20	
t _{PLH}	H	Q _H or $\overline{Q}_H$			12.5	19		1		23.3	
t _{PHL}					12.5	20.6		1		25	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			13.9	21.2		1		26.1	
t _{PHL}					13.9	22.8		1		27.7	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 15 pF	3.3 V	8.58	9.4		1		11	ns
t _{PHL}					8.58	9.2		1		11.2	
t _{PLH}	H	Q _H or $\overline{Q}_H$			7.67	12.1		1		14.4	
t _{PHL}					7.67	11.9		1		14.5	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			8.71	13.6		1		16.5	
t _{PHL}					8.71	13.4		1		16.6	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 50 pF		10.5	11.5		1		13.5	
t _{PHL}					10.5	12.3		1		14.5	
t _{PLH}	H	Q _H or $\overline{Q}_H$			9.62	14.2		1		16.9	
t _{PHL}					9.62	15		1		17.8	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			10.7	15.7		1		19	
t _{PHL}					10.7	16.5		1		19.9	

5.7 Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{CC}	T _A = 25°C			-40°C to 125°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 15 pF	5 V	6.6	7.9		1		9	ns
t _{PHL}					6.6	6.8		1		8.2	
t _{PLH}	H	Q _H or $\overline{Q}_H$			5.9	9.7		1		11.4	
t _{PHL}					5.9	8.6		1		10.6	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			6.7	10.1		1		11.9	
t _{PHL}					6.7	9		1		11.2	
t _{PLH}	CLK	Q _H or $\overline{Q}_H$	C _L = 50 pF		8.1	9.4		1		10.8	
t _{PHL}					8.1	9.3		1		10.9	
t _{PLH}	H	Q _H or $\overline{Q}_H$			7.4	11.2		1		13.2	
t _{PHL}					7.4	11.1		1		13.2	
t _{PLH}	SH/ $\overline{LD}$	Q _H or $\overline{Q}_H$			8.2	11.6		1		13.8	
t _{PHL}					8.2	11.4		1		13.8	

5.8 Typical Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 5-1. Supply Current Across Input Voltage 1.8-V and 2.5-V Supply




Figure 5-2. Supply Current Across Input Voltage 3.3-V and 5.0-V Supply




Figure 5-3. Output Voltage vs Current in HIGH State




Figure 5-4. Output Voltage vs Current in LOW State




Figure 5-5. Output Voltage vs Current in HIGH State; 5-V Supply




Figure 5-6. Output Voltage vs Current in LOW State; 5-V Supply

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 5-7. Output Voltage vs Current in HIGH State; 3.3-V Supply




Figure 5-8. Output Voltage vs Current in LOW State; 3.3-V Supply




Figure 5-9. Output Voltage vs Current in HIGH State; 2.5-V Supply




Figure 5-10. Output Voltage vs Current in LOW State; 2.5-V Supply




Figure 5-11. Output Voltage vs Current in HIGH State; 1.8-V Supply





Figure 5-12. Output Voltage vs Current in LOW State; 1.8-V Supply

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$.

For clock inputs, $f_{\max}$ is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




Figure 6-3. Voltage Waveforms, Setup and Hold Times






Figure 6-2. Voltage Waveforms, Pulse Duration



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 6-4. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .

Figure 6-5. Voltage Waveforms, Input and Output Transition Times

7 Detailed Description


7.1 Overview

The SN74LV8T165-Q1 device is a parallel- or serial-in, serial-out 8-bit shift register. This device has two modes of operation: load data and shift data, which are controlled by the SH/ $\overline{\text{LD}}$ input. The output level is referenced to the supply voltage (V_{CC}) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

When the device is clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ $\overline{\text{LD}}$) input. The SN74LV8T165-Q1 features a clock-inhibit function and a complemented serial output, $\overline{Q}_H$.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/ $\overline{\text{LD}}$ is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/ $\overline{\text{LD}}$ is held high. The parallel inputs to the register are enabled while SH/ $\overline{\text{LD}}$ is held low, independently of the levels of CLK, CLK INH, or SER.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 LVxT Enhanced Input Voltage

The SN74LV8T165-Q1 belongs to TI's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be referenced to the supply voltage (V_{CC}), as described in the *Electrical Characteristics* table. For proper functionality, input signals must remain at or below the specified $V_{\text{IH(MIN)}}$ level for a HIGH input state, and at or below the specified $V_{\text{IL(MAX)}}$ for a LOW input state. Figure 7-1 shows the typical V_{IH} and V_{IL} levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).

The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the [Implications of Slow or Floating CMOS Inputs](#) application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k Ω resistor is recommended and will typically meet all requirements.




Figure 7-1. LVxT Input Voltage Levels

7.3.1.1 Down Translation

Signals can be translated down using the SN74LV8T165-Q1. The voltage applied at the V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state. Ensure that the input signals in the HIGH state are between $V_{IH(MIN)}$ and 5.5 V, and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in Figure 7-1.

For example, standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to match 1.8 V CMOS signals when operating from 1.8-V V_{CC} . See Figure 7-2.

Down Translation Combinations:

- 1.8-V V_{CC} – Inputs from 2.5 V, 3.3 V, 5.0 V
- 2.5-V V_{CC} – Inputs from 3.3 V, 5.0 V
- 3.3-V V_{CC} – Inputs from 5.0 V

7.3.1.2 Up Translation

Input signals can be up translated using the SN74LV8T165-Q1. The voltage applied at V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state.

The inputs have reduced thresholds that allow for input high-state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a $V_{IH(MIN)}$ of 3.5 V. For the SN74LV8T165-Q1, $V_{IH(MIN)}$ with a 5-V supply is only 2 V, which would allow for up-translation from a typical 2.5-V to 5-V signals.

Ensure that the input signals in the HIGH state are above $V_{IH(MIN)}$ and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in Figure 7-2.

Up Translation Combinations:

- 1.8-V V_{CC} – Inputs from 1.2 V
- 2.5-V V_{CC} – Inputs from 1.8 V
- 3.3-V V_{CC} – Inputs from 1.8 V, 2.5 V
- 5.0-V V_{CC} – Inputs from 2.5 V, 3.3 V




Figure 7-2. LVxT Up and Down Translation Example

7.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

7.3.3 Latching Logic with Known Power-Up State

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory. In typical logic devices, the output state of each latching circuit is unknown after power is initially applied; however, this device includes an added Power On Reset (POR) circuit which sets the states of all included latching circuits during the power-up ramp prior to the device starting normal functionality.




Figure 7-3. Supply (V_{CC}) Ramp Characteristics for Known Power-Up State

Figure 7-3 shows a correct supply voltage turn-on ramp and defines values used in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

Prior to starting the power-on ramp, the supply must be completely off ($V_{CC} \leq V_{POR(min)}$).

The supply voltage must ramp at a rate within the range provided in the *Recommended Operating Conditions* table.

The output state of each latching logic circuit only remains stable as long as power is applied to the device ($V_{CC} \geq V_{POR(max)}$).

Variation from these recommendations will result in the device having an unknown power-up state.

7.3.4 Clamp Diode Structure

The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only as shown in Figure 7-4.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-4. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

Table 7-1 and Table 7-1 list the functional modes of the SN74LV8T165-Q1.

Table 7-1. Operating Mode Table

INPUTS ⁽¹⁾			FUNCTION
SH/LD	CLK	CLK INH	
L	X	X	Parallel load
H	H	X	No change
H	X	H	No change
H	L	↑	Shift ⁽²⁾
H	↑	L	Shift ⁽²⁾

(1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition

(2) Shift : Content of each internal register shifts towards serial output Q_H. Data at SER is shifted into the first register.

Table 7-2. Output Function Table

INTERNAL REGISTERS ^{(1) (2)}		OUTPUTS ⁽²⁾	
A — G	H	Q	Q̄
X	L	L	H
X	H	H	L

(1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.

(2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74LV8T165-Q1 is a parallel-input shift register, which can be used to reduce the number of required inputs on a system controller very significantly in some applications. Parallel data is loaded into the shift register, then the stored data can be loaded into a serial input of the system controller by clocking the shift register.

Multiple shift registers can be cascaded to provide more data inputs while still only using a single serial input to the system controller. This process is primarily limited by the required data input rate and timing characteristics of the selected shift register, as defined in the *Timing Characteristics* and *Switching Characteristics* tables.

An example block diagram is shown for using a single shift register in the following *Typical Application Block Diagram*.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV8T165-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV8T165-Q1 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV8T165-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV8T165-Q1 can drive a load with total resistance described by $R_L \geq V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in [CMOS Power Consumption and Cpd Calculation](#).

Thermal increase can be calculated using the information provided in [Thermal Characteristics of Standard Linear and Logic \(SLL\) Packages and Devices](#).

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LV8T165-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74LV8T165-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to *Feature Description* section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV8T165-Q1 to one or more of the receiving devices.
3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in $M\Omega$; much larger than the minimum calculated previously.
4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, [CMOS Power Consumption and Cpd Calculation](#).

8.2.3 Application Curves




Figure 8-2. Application Timing Diagram

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74LV8T165-Q1 in TSSOP

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [CMOS Power Consumption and \$C_{pd}\$ Calculation application report](#)
- Texas Instruments, [Designing With Logic application report](#)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (August 2023) to Revision A (November 2023)	Page
• Changed the status from: <i>Advanced Information</i> to: <i>Production Data</i>	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CLV8T165QWBQBRQ1	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LT165Q
CLV8T165QWBQBRQ1.A	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LT165Q
SN74LV8T165QPWRQ1	Active	Production	TSSOP (PW) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVT165Q
SN74LV8T165QPWRQ1.A	Active	Production	TSSOP (PW) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVT165Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF SN74LV8T165-Q1 :

- Catalog : [SN74LV8T165](#)
- Enhanced Product : [SN74LV8T165-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications


TAPE AND REEL INFORMATION



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLV8T165QWBQRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV8T165QPWRQ1	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLV8T165QWBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV8T165QPWRQ1	TSSOP	PW	16	3000	356.0	356.0	35.0



4220204/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


BQB 16

WQFN - 0.8 mm max height


2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4226161/A



4226135/A 08/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X

4226135/A 08/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
85% PRINTED COVERAGE BY AREA
SCALE: 20X

4226135/A 08/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated