


TPS561300 4.5V to 30V, 1A, EMI-Friendly, Synchronous Step-Down Converter

1 Features

- Configured for a wide range of applications
 - 4.5V to 30V input voltage range
 - Up to 1A continuous output current
 - $0.6V \pm 1.5\%$ reference voltage (25°C)
 - Supports low drop out mode
- High efficiency
 - Integrated 100mΩ and 60mΩ MOSFETs
 - Low 2μA shutdown, 26μA quiescent current
 - Pulse frequency modulation (PFM) for high light load efficiency
- Ease of use
 - Peak current mode control with internal loop compensation
 - Fixed 1200kHz switching frequency
 - Internal 5ms soft start
 - Frequency spread spectrum to reduce electromagnetic interference (EMI)
 - Overcurrent protection for both MOSFETs with hiccup mode protection
 - Non-latched protection for over temperature protection (OTP), overcurrent protection (OCP), overvoltage protection (OVP), and undervoltage lockout (UVLO)
 - SOT-23 (6) package

2 Applications

- 12V, 24V distributed power-bus supply
- Industry application
 - White goods
- Consumer application
 - Audio
 - Set-top box (STB), digital television (DTV)
 - Printer



TPS561300 Simplified Schematic

3 Description

The TPS561300 is a 4.5V to 30V input voltage range, 1A, synchronous buck converter. The device includes two integrated switching FETs, internal loop compensation, and 5ms internal soft start to reduce component count.

By integrating the MOSFETs and employing the SOT-23 package, the TPS561300 achieves the high power density and offers a small footprint on the PCB.


The TPS561300 operates in pulse frequency modulation for high light load efficiency and reduces the power loss. The frequency spread spectrum operation is introduced for EMI reduction.

Cycle-by-cycle current limit in both high-side MOSFET protects the converter in an overload condition and is enhanced by a low-side MOSFET freewheeling current limit which prevents current runaway. Hiccup mode protection is triggered if the overcurrent condition has persisted for longer than the present time.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS561300	DDC (SOT-23-THN, 6)	2.9mm × 2.8mm

- For more information, see [Section 10](#).
- The package size (length × width) is a nominal value and includes pins, where applicable.



Efficiency vs Output Current



Table of Contents

1 Features	1	7 Application and Implementation	13
2 Applications	1	7.1 Application Information.....	13
3 Description	1	7.2 Typical Application.....	13
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations.....	17
5 Specifications	4	7.4 Layout.....	17
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support	18
5.2 ESD Ratings.....	4	8.1 Device Support.....	18
5.3 Recommended Operating Conditions.....	4	8.2 Documentation Support.....	18
5.4 Thermal Information.....	4	8.3 Receiving Notification of Documentation Updates....	18
5.5 Electrical Characteristics.....	5	8.4 Support Resources.....	18
5.6 Timing Requirements.....	5	8.5 Trademarks.....	18
5.7 Typical Characteristics.....	6	8.6 Electrostatic Discharge Caution.....	18
6 Detailed Description	8	8.7 Glossary.....	18
6.1 Overview.....	8	9 Revision History	18
6.2 Functional Block Diagram.....	9	10 Mechanical, Packaging, and Orderable Information	18
6.3 Feature Description.....	9	10.1 Tape and Reel Information.....	19
6.4 Device Functional Modes.....	12		

4 Pin Configuration and Functions




Figure 4-1. 6-Pin SOT-23-THN, DDC Package (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
BOOT	6	O	Supply input for the high-side NFET gate drive circuit. Connect a 0.1μF capacitor between BOOT and SW pins.
EN	5	I	This pin is the enable pin. Float the EN pin to enable.
FB	4	I	Converter feedback input. Connect to output voltage with feedback resistor divider for TPS542021, connect to output capacitors to get fixed 5V for TPS542025.
GND	1	—	Ground pin. Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	O	Switch node connection between high-side NFET and low-side NFET.
VIN	3	—	Input voltage supply pin. The drain terminal of high-side power NFET.

(1) O = Output; I = Input

5 Specifications

5.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to $+150^{\circ}\text{C}$, unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Input voltage range, V_I	VIN	-0.3	32	V
	EN	-0.3	7	V
	FB	-0.3	7	V
Output voltage range, V_O	BOOT-SW	-0.3	7	V
	SW	-0.3	32	V
	SW (20ns transient)	-5	32	V
Operating junction temperature ⁽²⁾ , T_J		-40	150	$^{\circ}\text{C}$
Storage temperature range, T_{stg}		-65	150	$^{\circ}\text{C}$

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Operating at junction temperatures greater than 150°C , although possible, degrades the lifetime of the device.

5.2 ESD Ratings

		VALUE	UNIT
$V_{\text{(ESD)}}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2500	V
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	± 1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_I Input voltage range	VIN	4.5	30	V
	EN	-0.1	5.5	V
	FB	-0.1	5.5	V
V_O Output voltage range	BOOT-SW	-0.1	5.5	V
	SW	-0.1	30	V
T_J Operating junction temperature		-40	150	$^{\circ}\text{C}$

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS561300		UNIT
		DDC (SOT-23-THN, 6)		
		JEDEC ⁽²⁾	EVM ⁽³⁾	
R _{θJA}	Junction-to-ambient thermal resistance	118.6	N/A	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	63.6	N/A	°C/W
R _{θJB}	Junction-to-board thermal resistance	34.4	N/A	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	18.5	N/A	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	33.7	N/A	°C/W
R _{θJA} EVM	Junction-to-ambient thermal resistance on official EVM board	N/A	57.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
- (2) The value of $R_{\theta JA}$ given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were simulated on a standard JEDEC board. These values do not represent the performance obtained in an actual application.

(3) The real $R_{\theta JA}$ is tested on TI EVM.

5.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product. $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 4.5\text{V}$ to 30V , (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY						
V_{IN}	Input voltage range		4.5		30	V
I_Q	Non switching quiescent current	$EN = 5V$, $V_{FB} = 1V$		26		μA
I_{OFF}	Shut down current	$EN = GND$		2		μA
$V_{IN(UVLO)}$	VIN undervoltage lockout	Rising V_{IN}	3.9	4.2	4.5	V
		Falling V_{IN}	3.4	3.7	4	V
	Hysteresis		400	480	650	mV
ENABLE (EN PIN)						
$V_{(EN_RISING)}$	Enable threshold	Rising		1.21	1.28	V
$V_{(EN_FALLING)}$		Falling	1.1	1.19		V
$I_{(EN_INPUT)}$	Input current	$V_{EN} = 1V$		0.7		μA
$I_{(EN_HYS)}$	Hysteresis current	$V_{EN} = 1.5V$		1.55		μA
FEEDBACK AND ERROR AMPLIFIER						
V_{FB}	Feedback voltage	$V_{IN} = 12V$	0.587	0.596	0.605	V
PULSE SKIP MODE						
$I_{(SKIP)}^{(1)}$	Pulse skip mode peak inductor current threshold	$V_{IN} = 24V$, $V_{OUT} = 5V$, $L = 15\mu\text{H}$		300		mA
POWER STAGE						
$R_{(HSD)}$	High-side FET on resistance	$T_A = 25^{\circ}\text{C}$, $V_{BST} - SW = 6V$		100		m Ω
$R_{(LSD)}$	Low-side FET on resistance	$T_A = 25^{\circ}\text{C}$, $V_{IN} = 12V$		60		m Ω
CURRENT LIMIT						
$I_{(LIM_HS)}$	High side current limit		1.6	1.8	2.2	A
$I_{(LIM_LS)}$	Low side source current limit		1.3	1.6	1.9	A
OSCILLATOR						
F_{sw}	Centre switching frequency		1050	1200	1350	kHz
OVER TEMPERATURE PROTECTION						
Thermal Shutdown ⁽¹⁾	Rising temperature			160		$^{\circ}\text{C}$
	Hysteresis			10		$^{\circ}\text{C}$
	Hiccup time			32768		Cycles

(1) Not production tested

5.6 Timing Requirements

		MIN	TYP	MAX	UNIT
OVERCURRENT PROTECTION					
t_{HIC_WAIT}	Hiccup up wait time		512		Cycles
$t_{HIC_RESTART}$	Hiccup up time before restart		16384		Cycles
t_{SS}	Soft-start time		5		mS
ON TIME CONTROL					
$t_{MIN_ON}^{(1)}$	Minimum on time, measured at 90% to 90% and 1A loading		110		ns

5.7 Typical Characteristics

$V_{IN} = 12V$, unless otherwise specified

ADVANCE INFORMATION




Figure 5-1. Non-Switching Operating Quiescent Current vs Junction Temperature




Figure 5-2. High-Side Resistance vs Junction Temperature




Figure 5-3. Low-Side FET On Resistance vs Junction Temperature




Figure 5-4. Reference Voltage vs Junction Temperature




Figure 5-5. Centre Switching Frequency vs Junction Temperature






Figure 5-6. VIN UVLO Threshold vs Junction Temperature

5.7 Typical Characteristics (continued)

$V_{IN} = 12V$, unless otherwise specified



6 Detailed Description

6.1 Overview

The TPS561300 device is a 30V, 1A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant-frequency, peak current mode control which reduces output capacitance. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

The switching frequency is fixed to 1200kHz. The device begins switching at VIN equal to 4.5V. The operating current is 26μA typically when not switching and under no load. When the device is disabled, the supply current is 2μA typically.


The integrated 100mΩ high-side MOSFET and 60mΩ low-side allow for high efficiency power supply designs with continuous output currents up to 1A.

The device reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pins. The boot capacitor voltage is monitored by an UVLO circuit and turns the high-side MOSFET off when the voltage falls below a preset threshold of 2.1V typically.

The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage comparator. When the regulated output voltage is greater than 108% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 104%.

The device has internal 5ms soft-start time to minimize inrush currents.

6.2 Functional Block Diagram



ADVANCE INFORMATION

6.3 Feature Description

6.3.1 Fixed-Frequency PWM Control

The device uses a fixed-frequency, peak current-mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the current of the high-side power switch. When the power-switch current reaches the error amplifier output voltage level, the high side power switch is turned off and the low-side power switch is turned on. The error amplifier output voltage increases and decreases as the output current increases and decreases. The device implements a current-limit by clamping the error amplifier voltage to a maximum level and also implements a minimum clamp for improved transient-response performance.

6.3.2 Pulse Frequency Mode

The TPS561300 is designed to operate in pulse frequency mode at light load currents to boost light load efficiency. When the peak inductor current is lower than 300mA typically, the device enters pulse frequency mode. When the device is in pulse frequency mode, the error amplifier output voltage is clamped which prevents the high side integrated MOSFET from switching. The peak inductor current must rise above 300mA and exit pulse frequency mode. Because the integrated current comparator catches the peak inductor current only, the average load current entering pulse frequency mode varies with the applications and external output filters.

6.3.3 Error Amplifier

The device has a transconductance amplifier as the error amplifier. The error amplifier compares the FB voltage to the lower of the internal soft-start voltage or the internal 0.596V voltage reference. The transconductance of the error amplifier is 240μA/V typically. The frequency compensation components are placed internal between the output of the error amplifier and ground.

6.3.4 Slope Compensation and Output Current

The device adds a compensating ramp to the signal of the switch current. This slope compensation prevents sub-harmonic oscillations as the duty cycle increases. The available peak inductor current remains constant over the full duty-cycle range.

6.3.5 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device begins operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the low-quiescent (IQ) state.

The EN pin has an internal pullup-current source, which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal undervoltage-lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 480mV.

If an application requires a higher UVLO threshold on the VIN pin, then the EN pin can be configured as shown in [Figure 6-1](#). When using the external UVLO function, TI recommends setting the hysteresis at a value greater than 500mV.

The EN pin has a small pullup current, I_p , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because the pullup current increases by I_h when the EN pin crosses the enable threshold. Use [Equation 1](#) and [Equation 2](#) to calculate the values of R_4 and R_5 for a specified UVLO threshold.




Figure 6-1. Adjustable VIN Undervoltage Lockout

$$R_4 = \frac{\frac{V_{ENfalling}}{V_{ENrising}} \times V_{START} - V_{STOP}}{I_p \times \left(1 - \frac{V_{ENfalling}}{V_{ENrising}}\right) + I_h} \quad (1)$$

$$R_5 = \frac{R_4 \times V_{ENfalling}}{V_{STOP} - V_{ENfalling} + (I_h + I_p) \times R_4} \quad (2)$$

Where:

$$\begin{aligned} I_p &= 0.7\mu\text{A} \\ I_h &= 1.55\mu\text{A} \\ V_{\text{ENfalling}} &= 1.19\text{V} \\ V_{\text{ENrising}} &= 1.22\text{V} \end{aligned}$$

6.3.6 Safe Start-Up into Prebiased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a prebiased output. During monotonic prebiased start-up, both high-side and low-side MOSFETs are not allowed to be turned on until the internal soft-start voltage is higher than the FB pin voltage.

6.3.7 Voltage Reference

The voltage reference system produces a precise $\pm 2\%$ voltage-reference overtemperature by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.596V.

6.3.8 Adjusting Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends to use divider resistors with 1% tolerance or better. Start with a 100k Ω for the upper resistor divider, and use [Equation 3](#) to calculate the output voltage. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable.

$$V_{OUT} = V_{ref} \times \left(\frac{R_2}{R_3} + 1 \right) \quad (3)$$

6.3.9 Internal Soft Start

The TPS561300 uses the internal soft-start function. The internal soft start time is set to 5ms typically.

6.3.10 Bootstrap Voltage (BOOT)

The TPS561300 has an integrated boot regulator and requires a 0.1 μF ceramic capacitor between the BOOT and SW pins to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the device is designed to operate at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.1V typically.

6.3.11 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

6.3.11.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the internal COMP voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and the current reference generated by the internal COMP voltage are compared. When the peak switch current intersects the current reference, the high-side switch turns off.

6.3.11.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on, the conduction current is monitored by the internal circuitry. During normal operation, the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current-limit. The inductor valley current is exceeded the low-side source current limit, the high-side MOSFET does not turn on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET turns on again when the inductor valley current is below the low-side sourcing current-limit at the start of a cycle.

Furthermore, if an output overload condition occurs for more than the hiccup wait time, which is programmed for 512 switching cycles, the device shuts down and restarts after the hiccup time of 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

6.3.12 Spread Spectrum

To reduce EMI, TPS561300 introduces frequency spread spectrum. The jittering span is $\pm 6\%$ of the switching frequency with 1/512 swing frequency.




Figure 6-2. Frequency Spread Spectrum Diagram

6.3.13 Output Overvoltage Protection (OVP)

The TPS561300 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVP circuit includes an overvoltage comparator to compare the FB pin voltage and internal thresholds. When the FB pin voltage goes above $108\% \times V_{ref}$, the high-side MOSFET is forced off. When the FB pin voltage falls below $104\% \times V_{ref}$, the high-side MOSFET is enabled again.

6.3.14 Thermal Shutdown

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. When the junction temperature drops below 150°C typically, the internal thermal-hiccup timer begins to count. The device re-initiates the power-up sequence after the built-in thermal-shutdown hiccup time (32768 cycles) is over.

6.4 Device Functional Modes

6.4.1 Normal Operation

When the input voltage is above the UVLO threshold, the TPS561300 can operate in the normal switching modes. Normal continuous conduction mode (CCM) occurs when inductor peak current is above 0A. In CCM, the device operates at a fixed frequency.

6.4.2 Eco-mode Operation

The devices are designed to operate in high-efficiency pulse-skipping mode under light load conditions. Pulse skipping initiates when the switch current falls to 0A. During pulse skipping, the low-side FET turns off when the switch current falls to 0A. The switching node (the SW pin) waveform takes on the characteristics of discontinuous conduction mode (DCM) operation and the apparent switching frequency decreases. As the output current decreases, the perceived time between switching pulses increases.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TPS561300 device is typically used as a step-down converter, which converts an input voltage from 5V to 30V to fixed output voltage 5V.

7.2 Typical Application

7.2.1 TPS561300 5V to 30V Input, 5V Output Converter




Figure 7-1. 5V, 1A Reference Design

7.2.2 Design Requirements

For this design example, use the parameters in the following table.

Table 7-1. Design Parameters

PARAMETER	VALUE
Input voltage range	5V to 30V
Output voltage	5V
Output current	1A
Transient response, 1A load step	$\Delta V_{OUT} = \pm 5\%$
Output voltage ripple	10mVpp
Switching frequency	1200kHz

7.2.3 Detailed Design Procedure

7.2.3.1 Input Capacitor Selection

The device requires an input decoupling capacitor, and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10µF for the decoupling capacitor. An additional 0.1µF capacitor (C4) from VIN to GND is optional to provide additional high frequency filtering. The capacitor voltage rating must be greater than the maximum input voltage.

Use the following equation to calculate the input ripple voltage (ΔV_{IN}).

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{SW}} + I_{OUT(MAX)} \times ESR_{MAX} \quad (4)$$

where:

- C_{BULK} is the bulk capacitor value
- f_{SW} is the switching frequency
- $I_{OUT(MAX)}$ is the maximum loading current
- ESR_{MAX} is maximum series resistance of the bulk capacitor

The maximum RMS (root mean square) ripple current must also be checked. For worst case conditions, use the following equation to calculate $I_{CIN(RMS)}$.

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{2} \quad (5)$$

The actual input-voltage ripple is greatly affected by parasitic associated with the layout and the output impedance of the voltage source. *Design Requirements* shows the actual input voltage ripple for this circuit, which is larger than the calculated value. The maximum voltage across the input capacitors is $V_{IN(MAX)} + \Delta V_{IN}/2$. The selected bypass capacitor is rated for 50V and the ripple current capacity is greater than 2A. Both values provide ample margin. The maximum ratings for voltage and current must not be exceeded under any circumstance.

7.2.3.2 Bootstrap Capacitor Selection

Connect a 0.1µF ceramic capacitor between the BOOT to SW pin for proper operation. TI recommends to use a ceramic capacitor.

7.2.3.3 Output Voltage Setpoint

The output voltage of the TPS561300 device is externally adjustable using a resistor divider network. The divider network is comprised of R4 and R5. Use the following equations to calculate the relationship of the output voltage to the resistor divider.

$$R_5 = \frac{R_4 \times V_{ref}}{V_{OUT} - V_{ref}} \quad (6)$$

$$V_{OUT} = V_{ref} \times \left(\frac{R_4}{R_5} + 1 \right) \quad (7)$$

Select a value of R4 to be approximately 100kΩ. Slightly increasing or decreasing R5 can result in closer output voltage matching when using standard value resistors. In this design, R4 = 100kΩ and R5 = 13.3kΩ, which results in a 5V output voltage. The 49.9Ω resistor, R3, is provided as a convenient location to break the control loop for stability testing.

7.2.3.4 Undervoltage Lockout Setpoint

The UVLO setpoint can be adjusted using the external-voltage divider network of R1 and R2. R1 is connected between the VIN and EN pins of the TPS561300 device. R2 is connected between the EN and GND pins. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown

outs when the input voltage is falling. Use [Equation 1](#) and [Equation 2](#) to calculate the values for the upper and lower resistor values of R1 and R2.

7.2.3.5 Inductor Selection

Use the following equation to calculate the minimum value of the output inductor (L_{MIN}).

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times f_{SW}} \quad (8)$$

Where:

K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.

In general, the value of K_{IND} is at the discretion of the designer; however, the following guidelines can be used. For designs using low-ESR output capacitors, such as ceramics, a value as high as $K_{IND} = 0.3$ can be used.

For this design example, use $K_{IND} = 0.3$. The minimum inductor value is calculated as 11.57μH. For this design, a close standard value of 12μH was selected for L_{MIN} .

For the output filter inductor, the RMS current and saturation current ratings must not be exceeded. Use the following equation to calculate the RMS inductor current ($I_{L(RMS)}$).

$$I_{L(MAX)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_O \times f_{SW} \times 0.8} \right)^2} \quad (9)$$

Use the following equation to calculate the peak inductor current ($I_{L(PK)}$).

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_O \times f_{SW} \times 1.6} \quad (10)$$

Smaller or larger inductor values can be used depending on the amount of ripple current the designer wants to allow so long as the other design requirements are met. Larger value inductors have lower AC current and result in lower output voltage ripple. Smaller inductor values increase AC current and output voltage ripple.

TPS561300

SLVSIF3 – FEBRUARY 2025

7.2.4 Application Curves

The following data is tested with $V_{IN} = 24V$, $V_{OUT} = 5V$, $T_A = 25^{\circ}C$, unless otherwise specified.




Figure 7-2. TPS561300EVM Output Voltage Ripple, $I_{OUT} = 1A$




Figure 7-3. TPS561300EVM Output Voltage Ripple, $I_{OUT} = 0.01A$




Figure 7-4. TPS561300EVM Load Transient Response, 0.5A to 1A Load Step




Figure 7-5. TPS561300EVM Load Transient Response, 0.2A to 0.8A Load Step




Figure 7-6. TPS561300EVM Start-Up Relative to V_{IN}




Figure 7-7. TPS561300EVM Shutdown Relative to V_{IN}

7.3 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5V and 30V. This input supply must be well regulated. If the input supply is located more than a few inches from the device or converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 μ F is a typical choice.

7.4 Layout

7.4.1 Layout Guidelines

- Make VIN and GND traces as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- Place the input capacitor and output capacitor as close to the device as possible to minimize trace impedance.
- Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- Do not allow switching current to flow under the device.
- Connect a separate VOUT path to the upper feedback resistor.
- Make a Kelvin connection to the GND pin for the feedback path.
- Place the voltage feedback loop away from the high-voltage switching trace, and preferably have ground shield.
- Make the trace of the VFB node as small as possible to avoid noise coupling.
- Make the GND trace between the output capacitor and the GND pin as wide as possible to minimize the trace impedance.

7.4.2 Layout Example




Figure 7-8. Board Layout

8 Device and Documentation Support

8.1 Device Support

8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, [Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor application report](#)

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.


9 Revision History

DATE	REVISION	NOTES
February 2025	*	Initial Release


10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PTPS561300DDCR	SOT-23-THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTPS561300DDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0



SOT-23 - 1.1 max height




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

EXAMPLE BOARD LAYOUT

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214841/E 08/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
PTPS561300DDCR	Active	Preproduction	SOT-23- THIN (DDC) 6	3000 LARGE T&R	-	Call TI	Call TI	-40 to 150	
PTPS561300DDCR.A	Active	Preproduction	SOT-23- THIN (DDC) 6	3000 LARGE T&R	-	Call TI	Call TI	-40 to 150	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4214841/E 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

EXAMPLE BOARD LAYOUT


DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X




SOLDERMASK DETAILS

4214841/E 08/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated