

DS16F95, DS36F95 EIA-485/EIA-422A Differential Bus Transceiver

Check for Samples: [DS16F95](#), [DS36F95](#)

FEATURES

- Meets EIA-485 and EIA-422A
- Meets SCSI-1 (5 MHZ) Specifications
- Designed for Multipoint Transmission
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Thermal Shutdown Protection
- Driver Positive and Negative Current-Limiting
- High Impedance Receiver Input
- Receiver Input Hysteresis of 50 mV Typical
- Operates from Single 5.0V Supply
- Reduced Power Consumption
- Pin Compatible with DS3695 and SN75176A
- Military Temperature Range Available
- Qualified for MIL-STD 883C
- Standard Military Drawings (SMD) Available
- Available in 8-Pin CDIP (NAB0008A) or SOIC (D) Package

DESCRIPTION

The DS16F95/DS36F95 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets both EIA-485 and EIA-422A standards.

The DS16F95/DS36F95 offers improved performance due to the use of L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by minimizing gate delay times. Thus, the DS16F95 and DS36F95 consume less power, and feature an extended temperature range as well as improved specifications.

The DS16F95/DS36F95 combines a Tri-state differential line driver and a differential input line receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when $V_{CC} = 0V$. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.


The driver is designed to accommodate loads of up to 60 mA of sink or source current and features positive and negative current limiting in addition to thermal shutdown for protection from line fault conditions.

The DS16F95/DS36F95 can be used in transmission line applications employing the DS96F172 and the DS96F174 quad differential line drivers and the DS96F173 and DS96F175 quad differential line receivers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Logic Diagram**Function Tables****Table 1. Driver⁽¹⁾**

Driver Input	Enable	Outputs	
DI	DE	A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

- (1) H = High Level
 L = Low Level
 X = Immaterial
 Z = High Impedance (Off)

Table 2. Receiver⁽¹⁾

Differential Inputs	Enable	Output
A-B	$\overline{RE}$	RO
$V_{ID} \geq 0.2V$	L	H
$V_{ID} \leq -0.2V$	L	L
X	H	Z

- (1) H = High Level
 L = Low Level
 X = Immaterial
 Z = High Impedance (Off)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Storage Temperature Range		–65°C to +175°C
Lead Temperature (Soldering, 60 sec.)		300°C
Maximum Package Power Dissipation ⁽³⁾ at 25°C	CDIP Package	1300 mW
	SOIC Package	735 mW
Supply Voltage		7.0V
Input Voltage (Bus Terminal)		+15V/–10V
Enable Input Voltage		5.5V

(1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The tables of Electrical Characteristics provide conditions for actual device operation.

(2) Specifications for the 883 version of this product are listed separately on the following pages.

(3) Derate CDIP package 8.7 mW/°C above 25°C. Derate SOIC package 5.88 mW/°C above 25°C.

Recommended Operating Conditions

		Min	Typ	Max	Units
Supply Voltage (V_{CC})	DS36F95	4.75	5.0	5.25	V
	DS16F95	4.50	5.0	5.50	V
Voltage at Any Bus Terminal (Separately or Common Mode) (V_I or V_{CM})		–7.0		+12	V
Differential Input Voltage (V_{ID})				±12	V
Output Current HIGH (I_{OH})	Driver			–60	mA
	Receiver			–400	µA
Output Current LOW (I_{OL})	Driver			60	mA
	Receiver			16	mA
Operating Temperature (T_A)	DS36F95	0	+25	+70	°C
	DS16F95	–55	+25	+125	°C

Driver Electrical Characteristics⁽¹⁾⁽²⁾

Over recommended supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Conditions		Min	Typ	Max	Units
V_{IH}	Input Voltage HIGH			2.0			V
V_{IL}	Input Voltage LOW					0.8	V
V_{OH}	Output Voltage HIGH	$I_{OH} = -55\text{ mA}$	$0^{\circ}\text{C to } +70^{\circ}\text{C}$	3.0			V
V_{OL}	Output Voltage LOW	$I_{OL} = 55\text{ mA}$	$0^{\circ}\text{C to } +70^{\circ}\text{C}$			2.0	V
V_{IC}	Input Clamp Voltage	$I_I = -18\text{ mA}$				-1.3	V
$ V_{OD1} $	Differential Output Voltage	$I_O = 0\text{ mA}$				6.0	V
$ V_{OD2} $	Differential Output Voltage	$R_L = 100\Omega$, See Figure 1		2.0	2.25		V
		$R_L = 54\Omega$, See Figure 1		1.5	2.0		
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage ⁽³⁾	$R_L = 54\Omega$ or 100Ω , See Figure 1	$-40^{\circ}\text{C to } +125^{\circ}\text{C}$			± 0.2	V
			$-55^{\circ}\text{C to } +125^{\circ}\text{C}$			± 0.4	
V_{OC}	Common Mode Output Voltage ⁽⁴⁾					3.0	V
$\Delta V_{OC} $	Change in Magnitude of Common Mode Output Voltage ⁽³⁾					± 0.2	V
I_O	Output Current ⁽⁵⁾ (Includes Receiver I_I)	Output Disabled	$V_O = +12\text{V}$			1.0	mA
			$V_O = -7.0\text{V}$			-0.8	
I_{IH}	Input Current HIGH	$V_I = 2.4\text{V}$				20	μA
I_{IL}	Input Current LOW	$V_I = 0.4\text{V}$				-50	μA
I_{OS}	Short Circuit Output Current ⁽⁶⁾	$V_O = -7.0\text{V}$				-250	mA
		$V_O = 0\text{V}$				-150	
		$V_O = V_{CC}$				150	
		$V_O = +12\text{V}$				250	
I_{CC}	Supply Current (Total Package)	No Load, All Inputs Open	$DE = 2\text{V}, \overline{RE} = 0.8\text{V}$ Outputs Enabled			28	mA
I_{CCX}			$DE = 0.8\text{V}, \overline{RE} = 2\text{V}$ Outputs Disabled			25	

- (1) Unless otherwise specified min/max limits apply across the -55°C to $+125^{\circ}\text{C}$ temperature range for the DS16F95 and across the 0°C to $+70^{\circ}\text{C}$ range for the DS36F95. All typicals are given for $V_{CC} = 5\text{V}$ and $T_A = 25^{\circ}\text{C}$.
- (2) All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.
- (3) $\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.
- (4) In TIA/EIA-422A and TIA/EIA-485 Standards, V_{OC} , which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS} .
- (5) Refer to TIA/EIA-485 Standard for exact conditions.
- (6) Only one output at a time should be shorted.

Driver Switching Characteristics

 $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{DD}	Differential Output Delay Time	$R_L = 60\Omega$, See Figure 2	8.0	15	20	ns
t_{TD}	Differential Output Transition Time		8.0	15	22	ns
t_{PLH}	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$, See Figure 4	6.0	12	16	ns
t_{PHL}	Propagation Delay Time, High-to-Low Level Output		6.0	12	16	ns
t_{ZH}	Output Enable Time to High Level	$R_L = 110\Omega$, See Figure 5		25	32	ns
t_{ZL}	Output Enable Time to Low Level	$R_L = 110\Omega$, See Figure 6		25	32	ns
t_{HZ}	Output Disable Time from High Level	$R_L = 110\Omega$, See Figure 5		20	25	ns
t_{LZ}	Output Disable Time from Low Level	$R_L = 110\Omega$, See Figure 6		20	25	ns
t_{LZL}	Output Disable Time from Low Level with Load Resistor to GND	Load per Figure 5 Timing per Figure 6		300		ns
t_{SKEW}	Skew (Pulse Width Distortion)	$R_L = 60\Omega$, See Figure 2		1.0	4.0	ns

Receiver Electrical Characteristics

Over recommended supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Conditions		Min	Typ	Max	Units
V_{TH}	Differential Input High Threshold Voltage	$V_O = 2.7V$, $I_O = -0.4\text{ mA}$				0.2	V
V_{TL}	Differential Input Low Threshold Voltage See ⁽¹⁾	$V_O = 0.5V$, $I_O = 8.0\text{ mA}$		-0.2			V
$V_{T+}-V_{T-}$	Hysteresis See ⁽²⁾	$V_{CM} = 0V$		35	50		mV
V_{IH}	Enable Input Voltage HIGH			2.0			V
V_{IL}	Enable Input Voltage LOW					0.8	V
V_{IC}	Enable Input Clamp Voltage	$I_I = -18\text{ mA}$				-1.3	V
V_{OH}	Output Voltage HIGH	$V_{ID} = 200\text{ mV}$,	$0^\circ\text{C to } +70^\circ\text{C}$	2.8			V
		$I_{OH} = -400\text{ }\mu\text{A}$, See Figure 2	$-55^\circ\text{C to } +125^\circ\text{C}$	2.5			
V_{OL}	Output Voltage LOW	$V_{ID} = -200\text{ mV}$, See Figure 2	$I_{OL} = 8.0\text{ mA}$			0.45	V
			$I_{OL} = 16\text{ mA}$			0.50	
I_{OZ}	High Impedance State Output	$V_O = 0.4V\text{ to } 2.4V$				± 20	μA
I_I	Line Input Current See ⁽³⁾	Other Input = $0V$	$V_I = +12V$			1.0	mA
			$V_I = -7.0V$			0.8	
I_{IH}	Enable Input Current HIGH	$V_{IH} = 2.7V$				20	μA
I_{IL}	Enable Input Current LOW	$V_{IL} = 0.4V$				-50	μA
R_I	Input Resistance			14	18	22	$k\Omega$
I_{OS}	Short Circuit Output Current	See ⁽³⁾		-15		-85	mA
I_{CC}	Supply Current (Total Package)	No Load, All Inputs Open	$DE = 2V$, $\overline{RE} = 0.8V$ Outputs Enabled			28	mA
I_{CCX}			$DE = 0.8V$, $\overline{RE} = 2V$ Outputs Disabled			25	

- (1) The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- (2) Hysteresis is the difference between the positive-going input threshold voltage, V_{T+} , and the negative-going input threshold voltage, V_{T-} .
- (3) Refer to TIA/EIA-485 Standard for exact conditions.

Receiver Switching Characteristics

 $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PLH}	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0V$ to $+3.0V$ $C_L = 15$ pF, See Figure 7	14	19	24	ns
t_{PHL}	Propagation Delay Time, High-to-Low Level Output		14	19	24	ns
t_{ZH}	Output Enable Time to High Level	$C_L = 15$ pF, See Figure 8		10	16	ns
t_{ZL}	Output Enable Time to Low Level			12	18	ns
t_{HZ}	Output Disable Time from High Level	$C_L = 5.0$ pF, See Figure 8		12	20	ns
t_{LZ}	Output Disable Time from Low Level			12	18	ns
$ t_{PLH} - t_{PHL} $	Pulse Width Distortion (SKEW)	See Figure 7		1.0	4.0	ns

Parameter Measurement Information




Figure 1. Driver V_{OD} and V_{OC} ⁽¹⁾




Figure 2. Receiver V_{OH} and V_{OL}

(1) All diodes are 1N916 or equivalent.








Figure 3. Driver Differential Output Delay and Transition Times⁽²⁾⁽³⁾



(2) The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, $t_r \leq 6.0$ ns, $t_f \leq 6.0$ ns, $Z_0 = 50\Omega$.

(3) DS16F95/DS36F95 Driver enable is Active-High

Figure 4. Driver Propagation Times⁽²⁾⁽⁴⁾Figure 5. Driver Enable and Disable Times (t_{ZH} , t_{HZ})⁽²⁾⁽⁴⁾⁽³⁾Figure 6. Driver Enable and Disable Times (t_{ZL} , t_{LZ} , t_{LZL})⁽⁵⁾⁽⁶⁾⁽⁷⁾

(4) CL includes probe and stray capacitance

(5) The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, $t_r \leq 6.0$ ns, $t_f \leq 6.0$ ns, $Z_O = 50\Omega$.

(6) CL includes probe and stray capacitance

(7) DS16F95/DS36F95 Driver enable is Active-High




Figure 7. Receiver Propagation Delay Times⁽⁵⁾⁽⁶⁾





Figure 8. Receiver Enable and Disable Times⁽⁸⁾⁽⁹⁾⁽¹⁰⁾

(8) The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, $t_r \leq 6.0 \text{ ns}$, $t_f \leq 6.0 \text{ ns}$, $Z_O = 50\Omega$.

(9) C_L includes probe and stray capacitance

(10) All diodes are 1N916 or equivalent.


Typical Application



NOTE

The line should be terminated at both ends in its characteristic impedance, typically 120Ω. Stub lengths off the main line should be kept as short as possible.

Connection Diagram



8-Lead Dual-In-Line Package or Small Outline Molded Package
See Package Number J08A, or M08

REVISION HISTORY

Changes from Revision C (April 2013) to Revision D	Page
• Changed layout of National Data Sheet to TI format	12

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DS16F95 MDA	Active	Production	DIESALE (Y) 0	221 OTHER	Yes	Call TI	Level-1-NA-UNLIM	-40 to 85	

- (1) **Status:** For more details on status, see our [product life cycle](#).
- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated