



HIGH-EFFICIENCY MIDRANGE INPUT SYNCHRONOUS BUCK CONTROLLER WITH VOLTAGE FEED-FORWARD

FEATURES

- Operation Over 4.5-V to 28-V Input Range
- Programmable Fixed-Frequency up to 1-MHz Voltage-Mode Controller
- Predictive Gate Drive™ With Anti-Cross Conduction Circuitry
- <1% Internal 700-mV Reference
- Internal Gate Drive Outputs for High-Side and Synchronous N-Channel MOSFETs
- 16-Pin PowerPAD™ Package
- Thermal Shutdown Protection
- TPS40070: Source Only
- TPS40071: Source/Sink
- Programmable High-Side Sense Short Circuit Protection

DESCRIPTION

The TPS4007x is a mid voltage, wide input (4.5 V to 28 V), synchronous, step-down converter.


The TPS4007x offers design flexibility with a variety of user programmable functions, including; soft-start, UVLO, operating frequency, voltage feed-forward and high-side FET sensed short circuit protection.

The TPS4007x incorporates MOSFET gate drivers for external N-channel high-side and synchronous rectifier (SR) MOSFETs. Gate drive logic incorporates predictive anti-cross conduction circuitry to prevent simultaneous high-side and synchronous rectifier conduction, while minimizing to eliminating current flow in the body diode of the SR FET. The TPS40071 allows the supply output to sink current at all times. The TPS40070 implements a source-only power supply.

APPLICATIONS

- Power Modules
- Networking/Telecom
- PCI Express
- Industrial
- Servers

SIMPLIFIED APPLICATION DIAGRAM



VDG-03170



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Predictive Gate Drive, PowerPAD are trademarks of Texas Instruments.

DESCRIPTION (CONTINUED)

The TPS4007x uses voltage feed-forward control techniques to provide good line regulation over a wide-input voltage range, and fast response to input line transients with near constant gain with input variation to ease loop compensation. The externally programmable short circuit protection provides fault current limiting, as well as hiccup mode operation for thermal protection in the presence of a shorted output. The TPS4007x is packaged in a 16-pin PowerPAD package for better thermal performance at higher voltages and frequencies. See SLMA002 for information on board layout for the PowerPAD package. The pcb pad that the PowerPAD solders to should be connected to GND. Due to the die attach method, the PowerPAD itself cannot be used as the device ground connection. The two device grounds must be connected as well.

ORDERING INFORMATION

T _A	APPLICATION	PACKAGE	PART NUMBER
40°C to 85°C	SOURCE ONLY ⁽¹⁾	Plastic HTSSOP (PWP) ⁽²⁾	TPS40070PWP
	SOURCE/SINK ⁽¹⁾	Plastic HTSSOP (PWP) ⁽²⁾	TPS40071PWP

(1) See *Application Information* section and Table 1.

(2) The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS40070PWPR). See the application section of the data sheet for PowerPAD drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			TPS40070 TPS40071	UNIT
V _{DD} Input voltage range	VDD, ILIM		30	V
	COMP, FB, KFF, PGD, LVBP		–0.3 to 6	
	SW		–0.3 to 40	
	SW, transient < 50 ns		–2.5	
V _{OUT} Output voltage range	COMP, KFF, RT, SS		–0.3 to 6	
	VBOOST		50	
	DBP		10.5	
	LVBP		6	
I _{OUT} Output current source	LDRV, HDRV		1.5	A
I _{OUT} Output current sink	LDRV, HDRV		2.0	
	KFF		10	
Output current	RT		1	mA
	LVBP		1.5	
T _J Operating junction temperature range			–40 to 125	°C
T _{stg} Storage temperature			–55 to 150	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			260	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
V _{DD} Input voltage	4.5		28	V
T _A Operating free-air temperature	–40		85	°C

ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$ to 85°C , $V_{IN} = 12\text{ V}_{\text{dc}}$, $R_T = 90.9\text{ k}\Omega$, $I_{\text{KFF}} = 300\text{ A}$, $f_{\text{SW}} = 500\text{ kHz}$, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY						
V _{DD}	Input voltage range, V _{IN}		4.5		28	V
OPERATING CURRENT						
I _{DD}	Quiescent current	Output drivers not switching	2.5	3.5		mA
LVBP						
V _{LVBP}	Output voltage	T _A = T _J = 25°C	3.9	4.2	4.5	V
OSCILLATOR/RAMP GENERATOR ⁽¹⁾						
f _{OSC}	Accuracy		450	500	550	kHz
V _{RAMP}	PWM ramp voltage ⁽²⁾	V _{PEAK} -V _{VAL}	2.0			V
V _{RT}	RT voltage		2.23	2.40	2.58	V
t _{ON}	Minimum output pulse time ⁽²⁾	C _{HDRV} = 0 nF			250	ns
	Maximum duty cycle	V _{FB} = 0 V, 100 kHz ≤ f _{SW} ≤ 500 kHz	84%		93%	
		V _{FB} = 0 V, f _{SW} = 1 MHz	76%		93%	
V _{KFF}	Feed-forward voltage		0.35	0.40	0.45	V
I _{KFF}	Feed-forward current operating range ⁽²⁾		20		1100	μA
SOFT START						
I _{SS}	Charge current		7	12	17	μA
t _{DSCH}	Discharge time	C _{SS} = 3.9 nF	25		75	μs
t _{SS}	Soft-start time	C _{SS} = 3.9 nF, V _{SS} rising from 0.7 V to 1.6 V	210	290	500	
	Command zero output voltage ⁽¹⁾		300			mV
DBP						
V _{DBP}	Output voltage	V _{DD} > 10 V	7	8	9	V
		V _{DD} = 4.5 V, I _{OUT} = 25 mA	4.0	4.3		
ERROR AMPLIFIER						
V _{FB}	Feedback regulation voltage total variation	T _A = T _J = 25°C	0.698	0.700	0.704	V
		0°C ≤ T _A ≤ 85°C	0.690	0.700	0.707	
		40°C ≤ T _A ≤ 85°C	0.690	0.700	0.715	
V _{SS}	Soft-start offset from V _{SS} ⁽²⁾	Offset from V _{SS} to error amplifier	1			
G _{BW}	Gain bandwidth ⁽²⁾		5	10		MHz
A _{VOL}	Open loop gain		50			dB
I _{SRC}	Output source current		2.5	4.5		mA
I _{SINK}	Output sink current		2.5	6		
I _{BIAS}	Input bias current	V _{FB} = 0.7 V	−250		0	nA

(1) For zero output voltage only. Does not assure lack of activity on HDRV or LDRV.


(2) Ensured by design. Not production tested.

ELECTRICAL CHARACTERISTICS (continued)

$T_A = -40^{\circ}\text{C}$ to 85°C , $V_{IN} = 12\text{ V}_{dc}$, $R_T = 90.9\text{ k}\Omega$, $I_{KFF} = 300\text{ A}$, $f_{SW} = 500\text{ kHz}$, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SHORT CIRCUIT CURRENT PROTECTION						
I _{ILIM}	Current sink into current limit		80	105	125	μA
V _{ILIM(ofst)}	Current limit offset voltage	V _{ILIM} = 11.5 V, (V _{SW} - V _{ILIM}) V _{DD} = 12 V	−75	−50	−30	mV
t _{HSC}	Minimum HDRV pulse width	During short circuit		135	225	ns
	Propagation delay to output ⁽³⁾			50		ns
t _{BLANK}	Blanking time ⁽³⁾			50		ns
t _{OFF}	Off time during a fault (SS cycle times)			7		cycles
V _{SW}	Switching level to end precondition ⁽³⁾	(V _{DD} - V _{SW})		2		V
t _{PC}	Precondition time ⁽³⁾				100	ns
V _{ILIM}	Current limit precondition voltage threshold ⁽³⁾			6.8		V
OUTPUT DRIVERS						
t _{HFALL}	High-side driver fall time ⁽³⁾	C _{HDRV} = 2200 pF, (HDRV - SW)		36		ns
t _{HRISE}	High-side driver rise time ⁽³⁾			48		
t _{HFALL}	High-side driver fall time ⁽³⁾	C _{HDRV} = 2200 pF, (HDRV - SW) V _{DD} = 4.5 V, 0.2 V ≤ V _{SS} ≤ 4 V		72		ns
t _{HRISE}	High-side driver rise time ⁽³⁾			96		
t _{LFALL}	Low-side driver fall time ⁽³⁾	C _{LDRV} = 2200 pF		24		ns
t _{LRISE}	Low-side driver rise time ⁽³⁾			48		
t _{LFALL}	Low-side driver fall time ⁽³⁾	C _{LDRV} = 2200 pF, V _{DD} = 4.5 V, 0.2 V ≤ V _{SS} ≤ 4 V		48		ns
t _{LRISE}	Low-side driver rise time ⁽³⁾			96		
V _{OH}	High-level output voltage, HDRV	I _{HDRV} = -0.01 A, (V _{BOOST} - V _{HDRV})		0.7	1.0	V
		I _{HDRV} = -0.1 A, (V _{BOOST} - V _{HDRV})		0.95	1.30	
V _{OL}	Low-level output voltage, HDRV	(V _{HDRV} - V _{SW}), I _{HDRV} = 0.01A		0.06	0.10	V
		(V _{HDRV} - V _{SW}), I _{HDRV} = 0.1 A		0.65	1.0	
V _{OH}	High-level output voltage, LDRV	(V _{DBP} - V _{LDRV}), I _{LDRV} = -0.01A		0.65	1.00	V
		(V _{DBP} - V _{LDRV}), I _{LDRV} = -0.1 A		0.875	1.200	
V _{OL}	Low-level output voltage, LDRV	I _{LDRV} = 0.01 A		0.03	0.05	V
		I _{LDRV} = 0.1 A		0.3	0.5	
ZERO CURRENT DETECTION						
I _{ZERO}	Zero current threshold, TPS40070		−5	0	5	mV
BOOST REGULATOR						
V _{BOOST}	Output voltage	V _{DD} = 12 V	15.2	17.0		V
UVLO						
V _{UVLO}	Programmable UVLO threshold voltage	R _{KFF} = 90.9 kΩ, turn-on, V _{DD} rising	6.2	7.2	8.2	V
	Programmable UVLO hysteresis	R _{KFF} = 90.9 kΩ	1.10	1.55	2.00	
	Fixed UVLO threshold voltage	Turn-on, V _{DD} rising	4.15	4.30	4.45	
	Fixed UVLO hysteresis		275	365		mV
POWER GOOD						
V _{PG}	Powergood voltage	I _{PG} = 1 mA		370	500	mV
V _{OH}	High-level output voltage, FB			770		
V _{OL}	Low-level output voltage, FB			630		
THERMAL SHUTDOWN						
	Shutdown temperature threshold ⁽³⁾			165		°C
	Hysteresis ⁽³⁾			15		

(3) Ensured by design. Not production tested.




(1) For more information on the PWP package, refer to TI Technical Brief (SLMA002).

(2) PowerPAD™ heat slug must be connected to SGND (pin 5) or electrically isolated from all other pins.

Table 1. Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
BOOST	14	I	Gate drive voltage for the high-side N-channel MOSFET. The BOOST voltage is 8 V greater than the input voltage. A capacitor should be connected from this pin to the SW pin.
COMP	8	O	Output of the error amplifier, input to the PWM comparator. A feedback network is connected from this pin to the FB pin to compensate the overall loop. The comp pin is internally clamped to 3.4 V.
DBP	11	O	8-V reference used for the gate drive of the N-channel synchronous rectifier. This pin should be bypassed to ground with a 1.0-μF ceramic capacitor.
FB	7	I	Inverting input to the error amplifier. In normal operation the voltage on this pin is equal to the internal reference voltage, 0.7 V.
HDRV	13	O	Floating gate drive for the high-side N-channel MOSFET. This pin switches from BOOST (MOSFET on) to SW (MOSFET off).
ILIM	16	I	Short circuit protection programming pin. This pin is used to set the overcurrent threshold. An internal current sink from this pin to ground sets a voltage drop across an external resistor connected from this pin to VDD. The voltage on this pin is compared to the voltage drop ($V_{VDD} - V_{SW}$) across the high side N-channel MOSFET during conduction. Just prior to the beginning of a switching cycle this pin is pulled to approximately $V_{DD}/2$ and released when SW is within 2 V of V_{DD} or after a timeout (the precondition time) - whichever occurs first. Placing a capacitor across the resistor from ILIM to VDD allows the ILIM threshold to decrease during the switch on time, effectively programming the ILIM blanking time. See applications information.
KFF	1	I	A resistor is connected from this pin to VIN programs the amount of feed-forward voltage. The current fed into this pin is internally divided by 25 and used to control the slope of the PWM ramp and program undervoltage lockout. Nominal voltage at this pin is maintained at 400 mV.
LDRV	10	O	Gate drive for the N-channel synchronous rectifier. This pin switches from DBP (MOSFET on) to ground (MOSFET off). For proper operation, the total gate charge of the MOSFET connected to LDRV should be less than 50nC.
LVBP	3	O	4.2-V reference used for internal device logic only. This pin should be bypassed by a 0.1-μF ceramic capacitor. External loads less than 1 mA and electrically quiet may be applied.
PGD	4	O	This is an open drain output that pulls to ground when soft start is active, or when the FB pin is outside a 10% band around VREF.
PGND	9		Power ground reference for the device. There should be a low-impedance path from this pin to the source(s) of the lower MOSFET(s).
RT	2	I	A resistor is connected from this pin to ground to set the internal oscillator and switching frequency.
SGND	5		Signal ground reference for the device.
SS	6	I	Soft-start programming pin. A capacitor connected from this pin to ground programs the soft-start time. The capacitor is charged with an internal current source of 10 μA. The resulting voltage ramp on the SS pin is used as a second non-inverting input to the error amplifier. The voltage at this error amplifier input is approximately 1 V less than that on the SS pin. Output voltage regulation is controlled by the SS voltage ramp until the voltage on the SS pin reaches the internal reference voltage of 1 V plus the internal reference voltage of 0.7 V. If SS is below the 1-V offset voltage to the error amplifier. The resulting output voltage is zero. Also provides timing for fault recovery attempts. Maximum recommended capacitor value is 22nF.
SW	12	I	This pin is connected to the switched node of the converter. It is used for short circuit sensing, gate drive timing information and is the return for the high side driver. A 1.5-Ω resistor is required in series with this pin for protection against substrate current issues.
VDD	15	I	Supply voltage for the device.

FUNCTIONAL BLOCK DIAGRAM



VDG-03171

APPLICATION INFORMATION

The TPS40070 family of parts allows the user to construct synchronous voltage-mode buck converters with inputs ranging from 4.5 V to 28 V and outputs as low as 700 mV. Predictive gate drive circuitry optimizes switching delays for increased efficiency and improved converter output power capability. Voltage feed-forward is employed to ease loop compensation and provide better line transient response.

A converter based on the TPS40070 operates as a single quadrant (source only) converter at all times. When the rectifier FET is on and the controller senses that current is near zero in the inductor, the rectifier FET is turned off, preventing the buildup of negative or reverse current in the inductor. This feature prevents the converter from pulling energy from its output and forcing that energy onto its input.

Converters based on the TPS40071 operates as a two quadrant converter all the time (source and sink current). This is the controller of choice for most applications.

MINIMUM PULSE WIDTH

The TPS4007x devices have limitations on the minimum pulse width that can be used to design a converter. Reliable operation is guaranteed for nominal pulse widths of 250 ns and above. This places some restrictions on the conversion ratio that can be achieved at a given switching frequency. [Figure 2](#) shows minimum output voltage for a given input voltage and frequency.

SLEW RATE LIMIT ON VDD

The regulator that supplies power for the drivers on the TPS40070/1 requires a limited rising slew rate on VDD for proper operation if the input voltage is above 10 V. If the slew rate is too great, this regulator can over shoot and damage to the part can occur. To ensure that the part operates properly, limit the slew rate to no more than 0.12 V/ μ s as the voltage at VDD crosses 8 V. If necessary, an R-C filter can be used on the VDD pin of the device. Connect the resistor from the VDD pin to the input supply of the converter. Connect the capacitor from the VDD pin to PGND. There should not be excessive (more than a 200-mV) voltage drop across the resistor in normal operation. This places some constraints on the R-C values that can be used. [Figure 1](#) is a schematic fragment that shows the connection of the R-C slew rate limit circuit. [Equation 1](#) and [Equation 2](#) give values for R and C that limits the slew rate in the worst case condition.




Figure 1. Limiting the Slew Rate

$$C > \frac{V_{IN} - 8\text{ V}}{R \times SR} \quad (1)$$

$$R < \frac{0.2\text{ V}}{f_{SW} \times Q_{g(TOT)} + I_{DD}} \quad (2)$$

where

- V_{IN} is the final value of the input voltage ramp
- f_{SW} is the switching frequency
- $Q_{g(TOT)}$ is the combined total gate charge for both upper and lower MOSFETs (from MOSFET data sheet)
- I_{DD} is the TPS4007x input current (3.5 mA maximum)
- SR is the maximum allowed slew rate [12×10^4] (V/s)

SETTING THE SWITCHING FREQUENCY (PROGRAMMING THE CLOCK OSCILLATOR)

The TPS4007x has independent clock oscillator and PWM ramp generator circuits. The clock oscillator serves as the master clock to the ramp generator circuit. Connecting a single resistor from R_T to ground sets the switching frequency of the clock oscillator. The clock frequency is related to R_T by:

$$R_T = \left(\frac{1}{f_{SW}(\text{kHz}) \times 17.82 \times 10^{-6}} - 23 \right) \text{ k}\Omega \quad (3)$$




Figure 2.




Figure 3.

PROGRAMMING THE RAMP GENERATOR CIRCUIT AND UVLO

The ramp generator circuit provides the actual ramp used by the PWM comparator. The ramp generator provides voltage feed-forward control by varying the PWM ramp slope with line voltage, while maintaining a constant ramp magnitude. Varying the PWM ramp directly with line voltage provides excellent response to line variations since the PWM does not have to wait for loop delays before changing the duty cycle. (See [Figure 9](#)).

The PWM ramp must reach approximately 1 V in amplitude during a clock cycle, or the PWM is not allowed to start. The PWM ramp time is programmed via a single resistor (R_{KFF}) connected from KFF VDD. R_{KFF} , V_{START} and R_T are related by (approximately):

$$R_{KFF} = 0.131 \times R_T \times V_{UVLO(on)} - 1.61 \times 10^{-3} \times V_{UVLO(on)}^2 + 1.886 \times V_{UVLO} - 1.363 - 0.02 \times R_T - 4.87 \times 10^{-5} \times R_T^2 \quad (4)$$

where

- R_T and R_{KFF} are in $k\Omega$
- $V_{UVLO(on)}$ is in V

This yields typical numbers for the programmed startup voltage. The minimum and maximum values may vary up to 15% from this number. Figure 5 through Figure 6 show the typical relationship of $V_{UVLO(on)}$, $V_{UVLO(off)}$ and R_{KFF} at three common frequencies.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

The programmable UVLO circuit incorporates 20% hysteresis from the start voltage to the shutdown voltage. For example, if the startup voltage is programmed to be 10 V, the controller starts when V_{DD} reaches 10 V and shuts down when V_{DD} falls below 8 V. The maximum duty cycle begins to decrease as the input voltage rises to twice the startup voltage. Below this point, the maximum duty cycle is as specified in the electrical table. Note that with this scheme, the theoretical maximum output voltage that the converter can produce is approximately two times the programmed startup voltage. For design, set the programmed startup voltage equal to or greater than the desired output voltage divided by maximum duty cycle (85% for frequencies 500 kHz and below). For example, a 5-V output converter should not have a programmed startup voltage below 5.9 V. Figure 8 shows the theoretical maximum duty cycle (typical) for various programmed startup voltages

At startup, LDRV may pulse high when V_{DD} is in the range of 1 V to 1.25 V and V_{DD} is rising extremely slowly. To minimize these effects, the ramp rate of V_{DD} at startup should be greater than 1 V/ms.





Figure 8.



VDG-03172

Figure 9. Voltage Feed-Forward and PWM Duty Cycle Waveforms

PROGRAMMING SOFT START

TPS4007x uses a closed-loop approach to ensure a controlled ramp on the output during start-up. Soft-start is programmed by connecting an external capacitor (C_{SS}) from the SS pin to GND. This capacitor is charged by a fixed current, generating a ramp signal. The voltage on SS is level shifted down approximately 1 V and fed into a separate non-inverting input to the error amplifier. The loop is closed on the lower of the level shifted SS voltage or the 700-mV internal reference voltage. Once the level shifted SS voltage rises above the internal reference voltage, output voltage regulation is based on the internal reference. To ensure a controlled ramp-up of the output voltage the soft-start time should be greater than the L - C_{OUT} time constant or:

$$t_{START} \geq 2\pi \times \sqrt{L \times C_{OUT}} \quad (5)$$

To ensure correct start up of the converter, the soft-start time is limited and can be calculated using [Equation 6](#).

$$t_{START} \leq \frac{D_{MIN}}{f_{SW} \times 10^{-7}} \text{ ms} \quad (6)$$

where

- D_{MIN} is the minimum operating duty cycle
- f_{SW} is the converter switching frequency

Please note: There is a direct correlation between t_{START} and the input current required during start-up. The lower t_{START} is, the higher the input current required during start-up since the output capacitance must be charged faster. For a desired soft-start time, the soft-start capacitance, C_{SS} , can be found from:

$$C_{SS} = \frac{12 \times 10^{-6} \text{ A}}{0.7 \text{ V}} \times t_{START} \text{ (Farads)} \quad (7)$$

PROGRAMMING SHORT CIRCUIT PROTECTION

The TPS4007x uses a two-tier approach for short circuit protection. The first tier is a pulse-by-pulse protection scheme. Short circuit protection is implemented on the high-side MOSFET by sensing the voltage drop across the MOSFET when its gate is driven high. The MOSFET voltage is compared to the voltage dropped across a resistor (R_{ILIM}) connected from V_{DD} to the ILIM pin when driven by a constant current sink. If the voltage drop across the MOSFET exceeds the voltage drop across the ILIM resistor the switching pulse is immediately terminated. The MOSFET remains off until the next switching cycle is initiated. This is illustrated in [Figure 10](#).




Figure 10. Switching and Current Limit Waveforms and Timing Relationship

In addition, just prior to the high-side MOSFET turning on, the ILIM pin is pulled down to approximately half of VDD. The ILIM pin is allowed to return to its nominal value after one of two events occur. If the SW node rises to within approximately 2 V of VDD, the device allows ILIM to go back to its nominal value. This is illustrated in [Figure 10\(A\)](#). T1 is the delay time from the internal PWM signal being asserted and the rise of SW. This includes a driver delay of 50 ns typical. T2 is the reaction time of the sensing circuit that allows ILIM to start to return to its nominal value, typically 20ns. The second event that can cause ILIM to return to its nominal value is for an internal timeout to expire. This is illustrated in [Figure 10\(B\)](#) as T3. Here SW never rises to VDD-2 V, for whatever reason, and the internal timer times out, releasing the ILIM pin.

Prior to ILIM starting back to its nominal value, overcurrent sensing is not enabled. In normal operation, this ensures that the SW node is at a higher voltage than ILIM when overcurrent sensing starts, avoiding false trips while allowing for a quicker blanking delay than would ordinarily be possible. Placing a capacitor across R_{ILIM} sets an exponential approach to the normal voltage at the ILIM pin. This exponential decay of the overcurrent threshold can be used to compensate for ringing on the SW node after its rising edge and to help compensate for slower turn-on FETs. Choosing the proper capacitance requires care. If the capacitance is too large, the voltage at ILIM does not approach the desired overcurrent level quickly enough, resulting in an apparent shift in overcurrent threshold as pulse width changes.

Also, the comparator that uses ILIM and SW to determine if an overcurrent condition exists has a clamp on its SW input. This clamp makes the SW node never appear to fall more than 1.4 V (approximately, could be as much as 2 V at -40C) below VDD. When ILIM is more than 1.4 V below VDD, the overcurrent circuit is effectively disabled. As a general rule, it is best to make the time constant of the R-C at the ILIM pin 0.2 times or less of the nominal pulse width of the converter as shown in see [Equation 13](#).

The second tier protection incorporates a fault counter. The fault counter is incremented on each cycle with an overcurrent pulse and decremented on a clock cycle without an overcurrent pulse. When the counter reaches seven (7) a fault condition is declared by the controller. When this happens, the outputs are placed in a state defined in [Table 2](#). Seven soft-start cycles are initiated (without activity on the HDRV and LDRV outputs) and the PWM is disabled during this period. The counter is decremented on each soft-start cycle. When the counter is decremented to zero the PWM is re-enabled and the controller attempts to restart. If the fault has been removed the output starts up normally. If the output is still present the counter counts seven overcurrent pulses and re-enter the second tier fault mode. Refer to [Figure 11](#) for typical fault protection waveforms.

The minimum short circuit limit setpoint ($I_{SCP(min)}$) depends on t_{START} , C_{OUT} , V_{OUT} , ripple current in inductor (I_{RIPPLE}) and the load current at turn-on (I_{LOAD}).

$$I_{SCP(min)} > \left(\frac{C_{OUT} \times V_{OUT}}{t_{START}} \right) + I_{LOAD} + \left(\frac{I_{RIPPLE}}{2} \right) \quad (8)$$

The short circuit limit programming resistor (R_{ILIM}) is calculated from:

$$R_{ILIM} = \frac{100 \times (R_{DS(ON)max} \times I_{SCP} + V_{ILIM(ofst)}) + 9 \times R_{VDD} \times I_{RVDD} + 4.5 \text{ V}}{109 \times I_{ILIM}} \quad (\Omega) \quad (9)$$

where

- I_{ILIM} is the current into the ILIM pin (110 μ A typical)
- $V_{ILIM(ofst)}$ is the offset voltage between SW and ILIM pins (-50 mV typical)
- I_{SCP} is the short-circuit protection current
- $R_{DS(ON)max}$ is the drain-to-source resistance of the high-side MOSFET
- R_{VDD} is the slew rate limit resistor if used
- I_{RVDD} is the current through R_{VDD} and can be calculated using [Equation 10](#).

$$I_{RVDD} = f_{SW} \times Q_{g(TOT)} + I_{DD} \quad (A) \quad (10)$$

where

- f_{SW} is the switching frequency
- $Q_{g(TOT)}$ is the combined total gate charge for both upper and lower MOSFETs (from MOSFET data sheet)
- I_{DD} is the TPS4007x input current (3.5 mA maximum)

To find the range of the overcurrent values use the following equations.

$$I_{SCP(max)} = \frac{1.09 \times I_{ILIM(max)} \times R_{ILIM} - 0.09 \times R_{VDD} \times I_{RVDD} - 0.045 \text{ V} + 75 \text{ mV}}{R_{DS(ON)min}} \quad (A) \quad (11)$$

$$I_{SCP(min)} = \frac{1.09 \times I_{ILIM(min)} \times R_{ILIM} - 0.09 \times R_{VDD} \times I_{RVDD} - 0.045 \text{ V} + 30 \text{ mV}}{R_{DS(ON)max}} \quad (A) \quad (12)$$

The TPS40070/1 provides short circuit protection only. As such, it is recommended that the minimum short circuit protection level be placed at least 20% above the maximum output current required from the converter. The maximum output of the converter should be the steady state maximum output plus any transient specification that may exist.

The ILIM capacitor maximum value can be found from:

$$C_{ILIM(max)} = \frac{V_{OUT} \times 0.2}{V_{IN} \times R_{ILIM} \times f_{SW}} \quad (\text{Farads}) \quad (13)$$

Note that this is a recommended maximum value. If a smaller value can be used, it should be. For most applications, consider using half the maximum value above.




Figure 11. Typical Fault Protection Waveforms

LOOP COMPENSATION

Voltage mode buck type converters are typically compensated using Type III networks. Since the TPS4007x uses voltage feedforward control, the gain of the voltage feedforward circuit must be included in the PWM gain. The gain of the voltage feedforward circuit combined with the PWM circuit and power stage for the TPS4007x is:

$$K_{PWM} \cong V_{UVLO(on)} \quad (14)$$

The remainder of the loop compensation is performed as in a normal buck converter. Note that the voltage feedforward circuitry removes the input voltage term from the expression for PWM gain. PWM gain is strictly a function of the programmed startup voltage.

BOOST AND DBP BYPASS CAPACITANCE

The BOOST capacitance provides a local, low-impedance flying source for the high-side driver. The BOOST capacitor should be a good quality, high-frequency capacitor. A capacitor with a minimum value of 100-nF is suggested.

The DBP has to provide energy for both the synchronous MOSFET and the high-side MOSFET (via the BOOST capacitor). The suggested value for this capacitor is 1-μF ceramic, minimum.

INTERNAL REGULATORS

The internal regulators are linear regulators that provide controlled voltages for the drivers and the internal circuitry to operate from. The DBP pin is connected to a nominal 8-V regulator that provides power for the driver circuits to operate from. This regulator has two modes of operation. At V_{DD} voltages below 8.5 V, the regulator is in a low dropout mode of operation and tries to provide as little impedance as possible from V_{DD} to DBP. Above 10 V at V_{DD} , the regulator regulates DBP to 8 V. Between these two voltages, the regulator remains in the state it was in when V_{DD} entered this region (see Figure 12). Small amounts of current can be drawn from this pin for other circuit functions, as long as power dissipation in the controller device remains at acceptable levels and junction temperature does not exceed 125°C.

The LVBP pin is connected to another internal regulator that provides 4.2-V (nom) for the operation of low-voltage circuitry in the controller. This pin can be used for other circuit purposes, but extreme care must be taken to ensure that no extra noise is coupled onto this pin, since controller performance suffers. Current draw is not to exceed 1 mA. See Figure 13 for typical output voltage at this pin.




Figure 12.




Figure 13.

TPS4007x POWER DISSIPATION

The power dissipation in the TPS4007x is largely dependent on the MOSFET driver currents and the input voltage. The driver current is proportional to the total gate charge, Q_g , of the external MOSFETs. Driver power (neglecting external gate resistance) can be calculated from:

$$P_D = Q_g \times V_{DR} \times f_{SW} \quad (\text{Watts/driver}) \quad (15)$$

where

- V_{DR} is the driver output voltage

And the total power dissipation in the TPS4007x, assuming the same MOSFET is selected for both the high-side and synchronous rectifier is described in [Equation 16](#).

$$P_T = \left(\frac{2 \times P_D}{V_{DR}} + I_Q \right) \times V_{IN} \quad (\text{Watts}) \quad (16)$$

or

$$P_T = (2 \times Q_g \times f_{SW} + I_Q) \times V_{IN} \quad (\text{Watts}) \quad (17)$$

where:

- I_Q is the quiescent operating current (neglecting drivers)

The maximum power capability of the TPS4007x PowerPAD package is dependent on the layout as well as air flow. The thermal impedance from junction to air assuming 2-oz. copper trace and thermal pad with solder and no air flow is see the application report titled *PowerPAD Thermally Enhanced Package* (SLMA002) for detailed information on PowerPAD package mounting and usage.

$$\theta_{JA} = 36.51^\circ\text{C/W} \quad (18)$$

The maximum allowable package power dissipation is related to ambient temperature by [Equation 19](#).

$$P_T = \frac{T_J - T_A}{\theta_{JA}} \quad (\text{Watts}) \quad (19)$$

Substituting [Equation 19](#) into [Equation 18](#) and solving for f_{SW} yields the maximum operating frequency for the TPS4007x. The result is described in [Equation 20](#).

$$f_{SW} = \frac{\left(\left[\frac{(T_J - T_A)}{(\theta_{JA} \times V_{DD})} \right] - I_Q \right)}{(2 \times Q_g)} \quad (\text{Hz}) \quad (20)$$

BOOST DIODE

The TPS4007x series has internal diodes to charge the boost capacitor connected from SW to BOOST. The drop across this diode is rather large at 1.4-V nominal at room temperature. If this drop is too large for a particular application, an external diode may be connected from DBP (anode) to BOOST (cathode). This provides significantly improved gate drive for the high side FET, especially at lower input voltages.

LOW VOLTAGE OPERATION

If the programmable UVLO is set to less than 6.5 V nominal, connect a 330-kΩ resistor across the soft-start capacitor. This eliminates a race condition inside the device that can lead to an output voltage overshoot on power down of the part. If operation is expected below -10°C ambient temperature and at less than 5-V input, it is recommended that a diode be connected from LVBP to DBP. (See [Figure 16](#)).

GROUNDING AND BOARD LAYOUT

The TPS4007x provides separate signal ground (SGND) and power ground (PGND) pins. Care should be given to proper separation of the circuit grounds. Each ground should consist of a plane to minimize its impedance if possible. The high power *noisy* circuits such as the output, synchronous rectifier, MOSFET driver decoupling capacitor (DBP), and the input capacitor should be connected to PGND plane.

Sensitive nodes such as the FB resistor divider and RT should be connected to the SGND plane. The SGND plane should only make a single point connection to the PGND plane. It is suggested that the SGND pin be tied to the copper area for the PowerPAD underneath the chip. Tie the PGND to the PowerPAD copper area as well and make the connection to the power circuit ground from the PGND pin. Reference the output voltage divider to the SGND pin.

Component placement should ensure that bypass capacitors (LVPB and DBP) are located as close as possible to their respective power and ground pins. Also, sensitive circuits such as FB, RT and ILIM should not be located near high dv/dt nodes such as HDRV, LDRV, BOOST, and the switch node (SW). Failure to follow careful layout practices results in sub-optimal operation. More detailed information can be found in the TPS40071EVM User's Guide (SLUU180).

Output Ripple Consideration

In addition to the typical output ripple associated with switching converters, which can vary from 5 mV to 150 mV, the TPS40070/1 exhibits a low-frequency ripple from 5 mV to 50 mV. The ripple, a consequence of the charge pump in the driver supply regulator, is well bounded under changes in line, load, and temperature. The ripple frequency does vary with the converter switching frequency and can vary from 10 kHz to 60 kHz.

SYNCHRONOUS RECTIFIER CONTROL

Depending on which device is used the synchronous rectifier is controlled in slightly different ways. Table 2 describes the differences. For proper operation, the total gate charge of the MOSFET connected to LDRV should be less than 50 nC.

Table 2. Synchronous Rectifier MOSFET States

DEVICE	SYNCHRONOUS RECTIFIER OPERATION DURING			
	SOFT-START	NORMAL	FAULT	OVERVOLTAGE
TPS40070	Turns OFF when I_{ZERO} detected or start of next cycle	Turns Off when I_{ZERO} detected or start of next cycle	OFF	Turns OFF when I_{ZERO} detected or start of next cycle
TPS40071	Turns OFF only at start of next cycle	Turns OFF only at start of next cycle	ON	Turns OFF only at start of next cycle, if duty cycle is > 0





Figure 14. 300 kHz, 12 V to 1.8 V

VDG-03175



VDG-03176

Figure 15. 300 kHz, 12 V to 1.8 V with Improved High-Side Gate Drive

See Application Information section *Boost Diodes*.




Figure 16. 500 kHz, 5 V to 1.2 V with Improved High-Side Gate Drive

See Application Information section *Boost Diodes*.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS40070PWP	Active	Production	HTSSOP (PWP) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40070
TPS40070PWP.A	Active	Production	HTSSOP (PWP) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40070
TPS40070PWPR	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40070
TPS40070PWPR.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40070
TPS40071PWP	NRND	Production	HTSSOP (PWP) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40071
TPS40071PWP.A	NRND	Production	HTSSOP (PWP) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40071
TPS40071PWPR	NRND	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40071
TPS40071PWPR.A	NRND	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40071
TPS40071PWPRG4	NRND	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40071

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40070PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS40071PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40070PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS40071PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS40070PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40070PWP.A	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40071PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40071PWP.A	PWP	HTSSOP	16	90	530	10.2	3600	3.5




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



PWP0016A

PowerPAD™ HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4214868/A 02/2017

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present.

EXAMPLE BOARD LAYOUT


PWP0016A

PowerPAD™ HTSSOP - 1.2 mm max height


PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:10X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS
PADS 1-16

4214868/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PWP0016A

PowerPAD™ HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.69 X 3.69
0.125	3.3 X 3.3 (SHOWN)
0.15	3.01 X 3.01
0.175	2.79 X 2.79

4214868/A 02/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated