



Dual, 12-Bit, Parallel Input, Multiplying Digital-to-Analog Converter

FEATURES

- $\pm 1\text{LSB}$ INL
- 2.5V to 5.5V Supply Operation
- Fast Parallel Interface:
17ns Write Cycle
- Update Rate of 20.4MSPS
- 10MHz Multiplying Bandwidth
- $\pm 15\text{V}$ Reference Input
- Extended Temperature Range:
 -40°C to $+125^{\circ}\text{C}$
- 40-Lead QFN
- 12-Bit Monotonic
- 4-Quadrant Multiplication
- Power-On Reset with Brownout Detection
- Readback Function
- Industry-Standard Pin Configuration
- Pin-Compatible with the AD5405

APPLICATIONS

- Portable Battery-Powered Instruments
- Waveform Generators
- Analog Processing
- Programmable Amplifiers and Attenuators
- Digitally-Controlled Calibration
- Programmable Filters and Oscillators
- Ultrasound


DESCRIPTION

The DAC7822 is a dual, CMOS, 12-bit, current output digital-to-analog converter (DAC). This device operates from a 2.5V to 5.5V power supply, making it suitable for battery-powered and many other applications.

The DAC7822 operates with a fast parallel interface. Data readback allows the user to read the contents of the DAC register via the DB pins. On power-up, the internal register and latches are filled with zeroes and the DAC outputs are at zero scale.

The DAC7822 offers excellent 4-quadrant multiplication characteristics, with large signal multiplying bandwidth of 10MHz. The applied external reference input voltage (V_{REF}) determines the full-scale output current. An integrated feedback resistor (R_{FB}) provides temperature tracking and full-scale voltage output when combined with an external current-to-voltage precision amplifier. The DAC7822 also includes the resistors necessary for 4-quadrant multiplication and other configuration modes.

The DAC7822 is available in a 40-lead QFN package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

	DAC7822	UNIT
V_{DD} to GND	–0.3 to +7.0	V
Digital input voltage to GND	–0.3 to $V_{DD} + 0.3$	V
V_{OUT} to GND	–0.3 to $V_{DD} + 0.3$	V
Operating temperature range	–40 to +125	°C
Storage temperature range	–65 to +150	°C
Junction temperature (T_J max)	+150	°C
ESD Rating, HBM	2000	V
ESD Rating, CDM	1000	V


- (1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

$V_{DD} = +2.5V$ to $+5.5V$; $I_{OUT1} = \text{Virtual GND}$; $I_{OUT2} = 0V$; $V_{REF} = 10V$; $T_A = \text{full operating temperature}$. All specifications $-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.

PARAMETER	CONDITIONS	DAC7822			UNITS
		MIN	TYP	MAX	
STATIC PERFORMANCE					
Resolution		12			Bits
Relative accuracy				±1	LSB
Differential nonlinearity				±1	LSB
Output leakage current	Data = 000h, T _A = +25°C			±1	nA
Output leakage current	Data = 000h, T _A = T _{MAX}			±15	nA
Full-scale gain error	All ones loaded to DAC register		±10	±25	mV
Full-scale tempco ⁽¹⁾			±5		ppm/°C
Bipolar zero-code error	Circuit configuration as shown in Figure 41			±25	mV
Output capacitance	DAC latches leaded with all 1s		25	30	pF
REFERENCE INPUT					
V _{REF} range		−15		15	V
V _{REFA} , V _{REFB} , Input resistance		8	10	12	kΩ
R ₁ , R _{FB} resistance		17	20	25	kΩ
R ₂ , R ₃ resistance		17	20	25	kΩ
V _{REFA} to V _{REFB} Input Mismatch			1.6	2.5	%
R ₂ to R ₃ Mismatch			0.06	0.18	%
LOGIC INPUTS AND OUTPUT ⁽¹⁾					
Input low voltage	V _{IL}	V _{DD} = +2.5V		0.6	V
		V _{DD} = +5V		0.8	V
Input high voltage	V _{IH}	V _{DD} = +2.5V	2.1		V
		V _{DD} = +5V	2.4		V
Input leakage current	I _{IL}			1	μA
Input capacitance	C _{IL}			10	pF
POWER REQUIREMENTS					
V _{DD}		2.5		5.5	V
I _{DD} (normal operation)	Logic inputs = 0V			5	μA
V _{DD} = +4.5V to +5.5V	V _{IH} = V _{DD} and V _{IL} = GND		0.8	5	μA
V _{DD} = +2.5V to +3.6V	V _{IH} = V _{DD} and V _{IL} = GND		0.4	2.5	μA
AC CHARACTERISTICS ⁽¹⁾					
Output voltage settling time				0.2	μs
Reference multiplying BW	V _{REF} = 7V _{PP} , Data = FFFh		10		MHz
DAC glitch impulse	V _{REF} = 0V to 10V, Data = 7FFh to 800h to 7FFh		10		nV-s
Feedthrough error V _{OUT} /V _{REF}	Data = 000h, V _{REF} = 100kHz		−70		dB
Digital feedthrough			2		nV-s
Total harmonic distortion			−105		dB
Output spot noise voltage			25		nV/√Hz

(1) Specified by design and characterization; not production tested.

TIMING INFORMATION**TIMING REQUIREMENTS: 2.5V to 5.5V**


At $t_r = t_f = 1\text{ns}$ (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$; $V_{DD} = 2.5\text{V to } 5.5\text{V}$, $V_{REF} = 10\text{V}$, $I_{OUT2} = 0\text{V}$. All specifications $-40^\circ\text{C to } +125^\circ\text{C}$, unless otherwise noted.

PARAMETER ⁽¹⁾	TEST CONDITIONS	DAC7822			UNIT
		MIN	TYP	MAX	
t_1	R/W to CS setup time	0			ns
t_2	R/W to CS hold time	0			ns
t_3	CS low time (write cycle)	10			ns
t_4	Address setup time	10			ns
t_5	Address hold time	0			ns
t_6	Data setup time	6			ns
t_7	Data hold time	0			ns
t_8	R/W high to CS low	5			ns
t_9	CS minimum high time	7			ns
t_{10}	Address setup time (Read Cycle)	0			ns
t_{11}	Address hold time (Read Cycle)	0			ns
t_{12}	Data access time		5	35	ns
t_{13}	Bus relinquish time		5	10	ns

(1) Ensured by design; not production tested.







DEVICE INFORMATION

RTA PACKAGE QFN-40 (TOP VIEW)



TERMINAL FUNCTIONS

PIN NO.	PIN NAME	DESCRIPTION
1-4	R _{1A} , R _{2A} , R _{2_3A} , R _{3A}	DAC A 4-Quadrant Resistors. Allows a number of configuration modes, including bipolar operation with minimum of external components.
5, 26	V _{REFA} , V _{REFB}	DAC Reference Voltage Input Terminals.
6	DGND	Digital Ground Pin.
7	$\overline{\text{LDAC}}$	Load DAC Input. Allows asynchronous or synchronous updates to the DAC output. The DAC is asynchronously updated when this signal goes low. Alternatively, if this line is held permanently low, an automatic or synchronous update mode is selected whereby the DAC is updated on the rising edge of $\overline{\text{CS}}$.
8	DAC $\overline{\text{A/B}}$	Selects DAC A or B. Low selects DAC A, and high selects DAC B.
9, 34-37	NC	Not internally connected.
10-21	DB11 to DB0	Parallel Data Bits 11 through 0.
22	$\overline{\text{CS}}$	Chip Select Input; active low. Used in conjunction with R/ $\overline{\text{W}}$ to load parallel data to the input latch or to read data from the DAC register. Edge sensitive; when pulled high, the DAC data is latched.
23	R/ $\overline{\text{W}}$	Read/Write. When low, used in conjunction with $\overline{\text{CS}}$ to load parallel data. When high, used in conjunction with $\overline{\text{CS}}$ to read back contents of DAC register.
24	$\overline{\text{CLR}}$	Active Low Control Input. Clears DAC output and input and DAC registers.
25	V _{DD}	Positive Power Supply Input. These parts can be operated from a supply of 2.5V to 5.5V.
27-30	R _{3B} , R _{2_3B} , R _{2B} , R _{1B}	DAC B 4-Quadrant Resistors. Allow a number of configuration modes, including bipolar operation with a minimum of external components.
31, 40	R _{FB} B, R _{FB} A	External Amplifier Output.
32	I _{OUT2B}	DAC A Analog Ground. This pin typically should be tied to the analog ground of the system, but can be biased to achieve single-supply operation.
33	I _{OUT1B}	DAC B Current Output.
38	I _{OUT1A}	DAC A Current Output.
39	I _{OUT2A}	DAC A Analog Ground. This pin typically should be tied to the analog ground of the system, but can be biased to achieve single-supply operation.

TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5V$, unless otherwise noted.**Channel A**

TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (continued)

At $T_A = +25^\circ C$, $+V_{DD} = +5V$, unless otherwise noted.

Channel B




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.










Figure 12.

TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (continued)

At $T_A = +25^\circ C$, $+V_{DD} = +5V$, unless otherwise noted.

**Figure 13.****Figure 14.****Figure 15.****Figure 16.****Figure 17.****Figure 18.**

TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (continued)

At $T_A = +25^\circ C$, $+V_{DD} = +5V$, unless otherwise noted.




Figure 19.










Figure 20.

TYPICAL CHARACTERISTICS: $V_{DD} = +2.5V$ At $T_A = +25^\circ\text{C}$, $+V_{DD} = +2.5V$, unless otherwise noted.**Channel A****Figure 21.****Figure 22.****Figure 23.****Figure 24.****Figure 25.****Figure 26.**

TYPICAL CHARACTERISTICS: $V_{DD} = +2.5V$ (continued)

At $T_A = +25^\circ C$, $+V_{DD} = +2.5V$, unless otherwise noted.

Channel B




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.

TYPICAL CHARACTERISTICS: $V_{DD} = +2.5V$ (continued)

At $T_A = +25^{\circ}C$, $+V_{DD} = +2.5V$, unless otherwise noted.




Figure 33.




Figure 34.




Figure 35.




Figure 36.

THEORY OF OPERATION

The DAC7822 is a dual channel, current output, 12-bit, digital-to-analog converter (DAC). The architecture, illustrated in Figure 37, is an R-2R ladder configuration with the three MSBs segmented. Each 2R leg of the ladder is either switched to I_{OUT1} or the I_{OUT2} terminal. The I_{OUT1} terminal of the DAC is held at a virtual GND potential by the use of an external I/V converter op amp. The R-2R ladder is connected to an external reference input V_{REF} that determines the DAC full-scale current. The R-2R ladder presents a code-independent load impedance to the external reference of $10k\Omega \pm 20\%$. The external reference voltage can vary over a range of $-15V$ to $+15V$, thus providing bipolar I_{OUT} current operation. By using an external I/V converter and the DAC7822 R_{FB} resistor, output voltage ranges of $-V_{REF}$ to V_{REF} can be generated.




Figure 37. Equivalent R-2R DAC Circuit

When using an external I/V converter and the DAC7822 R_{FB} and R_1 resistors, the DAC output voltage is given by Equation 1:

$$V_{OUT} = -V_{REF} \times \frac{CODE}{4096} \quad (1)$$

Each DAC code determines the 2R leg switch position to either GND or I_{OUT1} . Because the DAC output impedance as seen looking into the I_{OUT1} terminal changes versus code, the external I/V converter noise gain also changes. Because of this, the external I/V converter op amp must have a sufficiently low offset voltage such that the amplifier offset is not modulated by the DAC I_{OUT1} terminal impedance change. External op amps with large offset voltages can produce INL errors in the transfer function of the DAC7822 as a result of offset modulation versus DAC code.

For best linearity performance of the DAC7822, a low input offset voltage op amp (such as the OPA277) is recommended (see Figure 38). This circuit allows V_{REF} swinging from $-10V$ to $+10V$.




Figure 38. Voltage Output Configuration

APPLICATION INFORMATION

Stability Circuit

For a current-to-voltage design (see Figure 39), the DAC7822 current output (I_{OUT}) and the connection with the inverting node of the op amp should be as short as possible and according to correct printed circuit board (PCB) layout design practices. For each code change, there is a step function. If the gain bandwidth product (GBP) of the op amp is limited and parasitic capacitance is excessive at the inverting node, then gain peaking is possible. Therefore, for circuit stability, a compensation capacitor C_1 (1pF to 5pF typ) can be added to the design, as shown in Figure 39.




Figure 39. Gain Peaking Prevention Circuit with Compensation Capacitor

Amplifier Selection

There are many choices and many differences in selecting the proper operational amplifier for a multiplying DAC (MDAC). Making the analog signal out of the MDAC is one critical aspect. However, there are also other issues to take into account such as amplifier noise, input bias current, and offset voltage, as well as MDAC resolution and glitch energy. Table 1 and Table 2 suggest some suitable operational amplifiers for low power, fast settling, and high-speed applications. A greater selection of operational amplifiers can be found at www.ti.com/amplifier.

Table 1. Suitable Precision Operational Amplifiers from Texas Instruments

PRODUCT	TOTAL SUPPLY VOLTAGE (V) (min)	TOTAL SUPPLY VOLTAGE (V) (max)	I_O PER CHANNEL (max) (mA)	GBW (typ) (MHz)	SLEW RATE (typ) (V/ μ s)	OFFSET DRIFT (typ) (μ V/ $^{\circ}$ C)	I_{IB} (max) (pA)	CMRR (min) (dB)	PACKAGE/ LEAD	DESCRIPTION
Low Power										
OPA703	4	12	0.2	1	0.6	4	10	70	SOT5-23, PDIP-8, SOIC-8	12V, CMOS, Rail-to-Rail I/O, Operational Amplifier
OPA735	2.7	12	0.75	1.6	1.5	0.01	200	115	SOT5-23, SOIC-8	0.05 μ V/ $^{\circ}$ C (max), Single-Supply CMOS Zero-Drift Series Operational Amplifier
OPA344	2.7	5.5	0.25	1	1	2.5	10	80	SOT5-23, PDIP-8, SOIC-8	Low Power, Single-Supply, Rail-To-Rail Operational Amplifiers MicroAmplifier Series
OPA348	2.1	5.5	0.065	1	0.5	2	10	70	SC5-70, SOT5-23, SOIC-8	1MHz, 45 μ A, Rail-to-Rail I/O, Single Op Amp
OPA277	4	36	0.825	1	0.8	0.1	1000	130	PDIP-8, SOIC-8, SON-8	High Precision Operational Amplifiers
Fast Settling										
OPA350	2.7	5.5	7.5	38	22	4	10	76	MSOP-8, PDIP-8, SOIC-8	High-Speed, Single-Supply, Rail-to-Rail Operational Amplifiers MicroAmplifier Series
OPA727	4	12	6.5	20	30	0.6	500	86	MSOP-8, SON-8	e-trim 20MHz, High Precision CMOS Operational Amplifier
OPA227	5	36	3.8	8	2.3	0.1	10000	120	PDIP-8, SOIC-8	High Precision, Low Noise Operational Amplifiers

Table 2. Suitable High Speed Operational Amplifiers from Texas Instruments (Multiple Channel Options)

PRODUCT	SUPPLY VOLTAGE (V)	GBW PRODUCT (MHz)	VOLTAGE NOISE nV/√Hz	GBW (typ) (MHz)	SLEW RATE (V/μs)	V _{os} (typ) (μV)	V _{os} (max) (μV)	CMRR (min) (dB)	PACKAGE/ LEAD	DESCRIPTION
Single Channel										
THS4281	±2.7 to ±15	38	12.5	35	500	3500	500	1000	SOT5-23, MSOP-8, SOIC-8	Very Low-Power High Speed Rail-To-Rail Input/Output Voltage Feedback Operational Amplifier
THS4031	±4.5 to ±16.5	200	1.6	100	500	3000	3000	8000	CDIP-8, MSOP-8, SOIC-8	100-MHz Low Noise Voltage-Feedback Amplifier
THS4631	±4.5 to ±16.5	210	7	900	260	2000	50pA	2	SOIC-8, MSOP-8	High Speed FET-Input Operational Amplifier
OPA656	±4 to ±6	230	7	290	250	2600	2pA	5pA	SOIC-8, SOT5-23	Wideband, Unity Gain Stable FET-Input Operational Amplifier
OPA820	±2.5 to ±6	280	2.5	240	200	1200	900	23,000	SOIC-8, SOT5-23	Unity Gain Stable, Low Noise, Voltage Feedback Operational Amplifier
Dual Channel										
THS4032	±4.5 to ±16.5	200	1.6	100	500	3000	3000	8000	SOIC-8, MSOP-8	100-MHz Low Noise Voltage-Feedback Amplifier, Dual
OPA2822	±2 to ±6.3	220	2	170	200	1200	9600	12000	SOIC-8, MSOP-8	SpeedPlus Dual Wideband, Low-Noise Operational Amplifier

Positive Voltage Output Circuit

As Figure 40 illustrates, in order to generate a positive voltage output, a negative reference is input to the DAC7822. This design is suggested instead of using an inverting amp to invert the output as a result of resistor tolerance errors. For a negative reference, V_{OUT} and GND of the reference are level-shifted to a virtual ground and a –2.5V input to the DAC7822 with an op amp.




Figure 40. Positive Voltage Output Circuit


Bipolar Output Section

The DAC7822, as a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output I_{OUT} is the inverse of the input reference voltage at V_{REF}.

Some applications require full 4-quadrant multiplying capabilities or bipolar output swing. As shown in Figure 41, external op amp U2 is added as a summing amp and has a gain of 2X that widens the output span to 5V. A 4-quadrant multiplying circuit is implemented by using a 2.5V offset of the reference voltage to bias U2. According to the circuit transfer equation given in Equation 2, input data (D) from code 0 to full-scale produce output voltages of V_{OUT} = –2.5V to V_{OUT} = +2.5V.

$$V_{OUT} = \left(\frac{D}{0.5 \times 2^N} - 1 \right) \times V_{REF} \quad (2)$$

External resistance mismatching is the significant error in [Figure 41](#).



NOTES: (1) Similar configuration for DAC B.
(2) C_1 phase compensation (1pF to 5pF) may be required if U2 is a high-speed amplifier.

Figure 41. Bipolar Output Circuit

Parallel Interface

Data are loaded to the DAC7822 as a 12-bit parallel word. The bi-directional bus is controlled with $\overline{CS}$ and $R/\overline{W}$, allowing data to be written to or read from the DAC register. To write to the device, $\overline{CS}$ and $R/\overline{W}$ are brought low, and data available on the data lines fills the input register. The rising edge of $\overline{CS}$ latches the data and transfers the latched data-word to the DAC register. The DAC latches are not transparent; therefore, a write sequence must consist of a falling and rising edge on $\overline{CS}$ in order to ensure that data are loaded to the DAC register and its analog equivalent is reflected on the DAC output.

To read data stored in the device, $R/\overline{W}$ is held high and $\overline{CS}$ is brought low. Data are loaded from the DAC register back to the input register and out onto the data line, where it can be read back to the controller.

Cross-Reference

The DAC7822 has an industry-standard pinout. [Table 3](#) provides the cross-reference information.

Table 3. Cross-Reference

PRODUCT	INL (LSB)	DNL (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKAGE OPTION	CROSS-REFERENCE PART
DAC7822	± 1	± 1	-40°C to +125°C	40-Lead QFN	QFN-40	AD5405

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DAC7822IRTAR	Active	Production	WQFN (RTA) 40	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC7822
DAC7822IRTAR.A	Active	Production	WQFN (RTA) 40	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC7822
DAC7822IRTAT	Active	Production	WQFN (RTA) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC7822
DAC7822IRTAT.A	Active	Production	WQFN (RTA) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC7822
DAC7822IRTATG4.A	Active	Production	WQFN (RTA) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC7822

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7822IRTAR	WQFN	RTA	40	2000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7822IRTAR	WQFN	RTA	40	2000	350.0	350.0	43.0


RTA (S-PQFP-N40)

PLASTIC QUAD FLATPACK



4204422/B 11/04

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
-  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

WQFN - 0.8 mm max height

40X (0.6)

40X (0.22)

36X (0.5)

SYMM

2X (0.685)

2X (1.14)

(R0.05) TYP

12X (Ø0.2) VIA TYP

2X (1.14)

2X (0.685)

SYMM

2X (5.8)

2X (4.5)

(□4.15)

40

31

30

41

2X (4.5)

2X (5.8)

21

20

11

10


1

The diagram illustrates two types of vias and their solder mask requirements:

- NON SOLDER MASK DEFINED (PREFERRED):** This type of via has a central pad of exposed metal. The solder mask opening is defined by the metal pad. The distance from the metal pad to the edge of the solder mask opening is specified as **0.07 MAX ALL AROUND**. Labels include: **EXPOSED METAL**, **SOLDER MASK OPENING**, and **METAL**.
- SOLDER MASK DEFINED:** This type of via has a central pad of exposed metal, but the solder mask opening is defined by the solder mask itself. The distance from the metal pad to the edge of the solder mask opening is specified as **0.07 MIN ALL AROUND**. Labels include: **SOLDER MASK OPENING**, **EXPOSED METAL**, and **METAL UNDER SOLDER MASK**.

SOLDER MASK DETAILS

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 71% PRINTED COVERAGE BY AREA
 SCALE: 15X

4219112/A 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated