



ADC16DX370 Dual 16-Bit 370 MSPS ADC With 7.4 Gb/s JESD204B Outputs

1 Features

- Resolution: 16-Bit
- Conversion Rate: 370 MSPS
- 1.7 V_{P-P} Input Full Scale Range
- Performance:
 - Input: 150 MHz, –3 dBFS
 - SNR: 69.6 dBFS
 - Noise Spectral Density: –152.3 dBFS/Hz
 - SFDR: 88 dBFS
 - Non-HD2 and Non-HD3 SPUR: –90 dBFS
- Power Dissipation: 800 mW/channel
- Buffered Analog Inputs
- On-Chip Precision Reference Without External Bypassing
- Input Sampling Clock Divider With Phase Synchronization (Divide-by- 1, 2, 4, or 8)
- JESD204B Subclass 1 Serial Data Interface
 - Lane Rates up to 7.4 Gb/s
 - Configurable as 1- or 2-Lanes/Channel
- Fast Over-Range Signals
- 4-Wire, 1.2-V, 1.8-V, 2.5-V, or 3-V Compatible Serial Peripheral Interface (SPI)
- 56-Pin WQFN Package, (8 × 8 mm, 0.5-mm Pin-Pitch)

2 Applications

- High IF Sampling Receivers
- Multi-Carrier Base Station Receivers
 - GSM/EDGE, CDMA2000, UMTS, LTE, WiMax
- Diversity, Multi-Mode, and Multiband Receivers
- Digital Pre-Distortion
- Test and Measurement Equipment
- Communications Instrumentation
- Portable Instrumentation

3 Description

The ADC16DX370 device is a monolithic dual-channel high performance analog-to-digital converter capable of converting analog input signals into 16-bit digital words with a sampling rate of 370 MSPS. This converter uses a differential pipelined architecture with integrated input buffer to provide excellent dynamic performance while maintaining low power consumption.


The integrated input buffer eliminates charge kickback noise coming from the internal switched capacitor sampling circuits and eases the system-level design of the driving amplifier, anti-aliasing filter, and impedance matching. An input sampling clock divider provides integer divide ratios with configurable phase selection to simplify system clocking. An integrated low-noise voltage reference eases board level design without requiring external decoupling capacitors. The output digital data is provided through a JESD204B subclass 1 interface from a 56-pin, 8-mm × 8-mm WQFN package. A SPI is available to configure the device that is compatible with 1.2-V to 3-V logic.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADC16DX370	WQFN (56)	8.00 × 8.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

1-Tone Spectrum, 150 MHz



Output Serial Lane Eye Diagram at 7.4 Gb/s




Table of Contents

1 Features	1	7.3 JESD204B Interface Functional Characteristics	24
2 Applications	1	8 Detailed Description	25
3 Description	1	8.1 Overview	25
4 Revision History	2	8.2 Functional Block Diagram	25
5 Pin Configuration and Functions	3	8.3 Feature Description	26
6 Specifications	7	8.4 Device Functional Modes	35
6.1 Absolute Maximum Ratings	7	8.5 Register Map	36
6.2 Handling Ratings	7	9 Application and Implementation	45
6.3 Recommended Operating Conditions	8	9.1 Application Information	45
6.4 Thermal Information	8	9.2 Typical Application	59
6.5 Converter Performance Characteristics	9	10 Power Supply Recommendations	64
6.6 Power Supply Electrical Characteristics	11	10.1 Power Supply Design	64
6.7 Analog Interface Electrical Characteristics	12	10.2 Decoupling	64
6.8 CLKIN, SYSREF, SYNCb Interface Electrical Characteristics	13	11 Layout	65
6.9 Serial Data Output Interface Electrical Characteristics	14	11.1 Layout Guidelines	65
6.10 Digital Input Electrical Interface Characteristics	15	11.2 Layout Example	65
6.11 Timing Requirements	16	11.3 Thermal Considerations	66
6.12 Typical Characteristics	20	12 Device and Documentation Support	67
7 Parameter Measurement Information	24	12.1 Device Support	67
7.1 Over-Range Functional Characteristics	24	12.2 Trademarks	69
7.2 Input Clock Divider and Clock Phase Adjustment Functional Characteristics	24	12.3 Electrostatic Discharge Caution	69
		12.4 Glossary	69
		13 Mechanical, Packaging, and Orderable Information	69

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2014) to Revision C	Page
• Removed reference to fine phase	25
• Corrected units in VOD table caption from mV-peak to peak-to-peak mV in Table 2	29
• Added more information for test patterns	32
• Corrected SYSREF in Figure 34	32
• Updated voltage swing units and values to be consistent with table in Table 22	41
• Corrected de-emphasis values	42
• Updated schematic for Figure 42	50
• Updated Figure 43	50

Changes from Revision A (April 2014) to Revision B	Page
• Changed SFDR, HD2, and HD3 limit in Converter Performance Characteristics	9

Changes from Original (April 2014) to Revision A	Page
• Changed status from preview to production	1

5 Pin Configuration and Functions







Pin Functions

PIN		TYPE OR DIAGRAM	DESCRIPTION
NAME	NUMBER		
AGND	3, 6, 9, 12, 16, 19, 22, 31, 40, 49, 52, 55	Analog ground	Analog ground Must be connected to a solid ground reference plane under the device.
BP2.5	41	Bypass pins	Capacitive bypassing pin for internally regulated 2.5-V supply This pin must be decoupled to AGND with a 0.1-μF and a 10-μF capacitor located close to the pin.





ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com
Pin Functions (continued)

PIN		TYPE OR DIAGRAM	DESCRIPTION
NAME	NUMBER		
CLKIN+, CLKIN–	17, 18		Differential device clock input pins Each pin is internally terminated to a DC bias with a 50-Ω resistor for a 100-Ω total internal differential termination. AC coupling is required for coupling the clock input to these pins if the clock driver cannot meet the common-mode requirements. Sampling occurs on the rising edge of the differential signal (CLKIN+) – (CLKIN–).
CSB	54		SPI chip select pin When this signal is asserted, SCLK is used to clock the input serial data on the SDI pin or output serial data on the SDO pin. When this signal is de-asserted, the SDO pin is high impedance and the input data is ignored. Active low. A 10 kΩ pull-up resistor to the VA1.8 supply is recommended to prevent undesired activation of the SPI bus. Compatible with 1.2- to 3.0-V CMOS logic levels.
DGND	25, 46	Digital ground	Digital ground Must be connected to the same solid ground reference plane under the device to which AGND connects. Bypass capacitors connected to the VD1.2 pins must be connected to ground as close to this DGND pins as possible.
OVRA, OVRB	44, 43		Over-range detection outputs These pins output the channel A and channel B over-range signals as 1.8-V CMOS logic level outputs.
SA0+, SA0–, SA1+, SA1–	38, 39, 36, 37		Differential high speed serial data lane pins for channel A These pins must be AC coupled to the receiving device. The differential trace routing from these pins must maintain a 100-Ω characteristic impedance. In single-lane mode, SA0+ or SA0– is used to transfer data and SA1+ or SA1– is undefined and may be left floating.
SB0+, SB0–, SB1+, SB1–	32, 33, 34, 35		Differential high speed serial data lane pins for channel B These pins must be AC coupled to the receiving device. The differential trace routing from these pins must maintain a 100-Ω characteristic impedance. In single-lane mode, SB0+ or SB0– is used to transfer data and SB1+ and SB1– is undefined and may be left floating.

Pin Functions (continued)



PIN		TYPE OR DIAGRAM	DESCRIPTION
NAME	NUMBER		
SCLK	53		SPI serial clock pin Serial data is shifted into and out of the device synchronous with this clock signal. Compatible with 1.2- to 3.0-V CMOS logic levels.
SDI	47		SPI data input pin Serial data is shifted into the device on this pin while the CSB signal is asserted. Compatible with 1.2- to 3.0-V CMOS logic levels.
SDO	48		SPI data output pin Serial data is shifted out of the device on this pin during a read command while CSB is asserted. The output logic level is configurable as 1.2, 1.8, 2.5, or 3.0 V. The output level must be configured after power up and before performing a read command. See the Register Descriptions for configuration details.
SYNCb+, SYNCb–	27, 28		Differential SYNCb signal input pins DC coupling is required for coupling the SYNCb signal to these pins. Each pin is internally terminated to the DC bias with a large resistor. An internal 100-Ω differential termination is provided therefore an external termination is not required. Additional resistive components in the input structure give the SYNCb input a wide input common-mode range. The SYNCb signal is active low and therefore asserted when the voltage at SYNCb+ is less than at SYNCb–.
SYSREF+, SYSREF–	23, 24		Differential SYSREF signal input pins Each pin is internally terminated to a DC bias with a 1-kΩ resistor. An external 100-Ω differential termination must always be provided. AC coupling using capacitors is required for coupling the SYSREF signal to these pins if the clock driver cannot meet the common-mode requirements. In the case of AC coupling, the termination must be placed on the source side of the coupling capacitors.
VA1.2	8, 21, 30, 50	Supply input pin	1.2-V analog power supply pins These pins must be connected to a quiet source and decoupled to AGND with a 0.1-μF and 0.01-μF capacitor located close to each pin.
VA1.8	7, 15, 20, 29, 51, 56	Supply input pin	1.8-V analog power supply pins These pins must be connected to a quiet source and decoupled to AGND with a 0.1-μF and 0.01-μF capacitor located close to each pin.

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

Pin Functions (continued)

PIN		TYPE OR DIAGRAM	DESCRIPTION
NAME	NUMBER		
VA3.0	2, 13, 42	Supply input pin	3.0-V analog power supply pin This pin must be connected to a quiet source and decoupled to AGND with a 0.1- μ F and 0.01- μ F capacitor located close to the pin.
VCMA, VCMB	1, 14		Input interface common mode voltage for channels A and B These pins must be bypassed to AGND with low equivalent series inductance (ESL) 0.1- μ F capacitors. One capacitor should be placed as close to the pin as possible and additional capacitors placed at the bias load points. 10- μ F capacitors should also be placed in parallel. TI recommends to use VCMA and VCMB to provide the common mode voltage for the differential analog inputs. The input common mode bias is provided internally for the ADC input; therefore, external use of VCMA and VCMB is recommended, but not strictly required. The recommended bypass capacitors are always required.
VD1.2	26, 45	Supply input pin	1.2-V digital power supply pin This pin must be connected to a quiet source and decoupled to AGND with a 0.1- μ F and 0.01- μ F capacitor located close to each pin.
VINA+, VINA–	4, 5		Differential analog input pins of channel A Each input pin is terminated to the internal common mode reference with a resistor for an internal differential termination.
VINB+, VINB–	11, 10		Differential analog input pins of channel B Each input pin is terminated to the internal common mode reference with a resistor for an internal differential termination.
	0	Exposed thermal pad	Exposed thermal pad The exposed pad must be connected to the AGND ground plane electrically and with good thermal dissipation properties to achieve rated performance.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
Supply Voltage: $V_{A3.0}$	−0.3	4.2	V
Supply Voltage: $V_{A1.8}$	−0.3	2.35	V
Supply Voltage: $V_{A1.2}$, $V_{D1.2}$	−0.3	1.55	V
Voltage at V_{INA+} , V_{INA-}	$V_{CMA} - 1.0$	$V_{CMA} + 0.75$	V
Voltage at V_{INB+} , V_{INB-}	$V_{CMB} - 1.0$	$V_{CMB} + 0.75$	V
Voltage at V_{CMA} , V_{CMB}	−0.3	$V_{A3.0} + 0.3$, not to exceed 4.2 V	V
Voltage at O_{VRA} , O_{RVB}	−0.3	$V_{A1.8} + 0.3$	V
Voltage at S_{CLK} , S_{DI} , S_{Sb}	−0.3	$V_{A3.0} + 0.3$, not to exceed 4.2 V	V
Voltage at S_{DO}	−0.3	$V_{SPI} + 0.3$, not to exceed 4.2 V	V
Voltage at CLK_{IN+} , CLK_{IN-} , $SYSREF+$, $SYSREF-$	−0.3	1.55	V
Voltage at $SYNC+$, $SYNC-$	−0.3	$V_{BP2.5} + 0.3$	V
Voltage at $BP2.5$	−0.3	3.2	V
Voltage at $SA0+$, $SA0-$, $SA1+$, $SA1-$, $SB0+$, $SB0-$, $SB1+$, $SB1-$	−0.3	$V_{BP2.5} + 0.3$	V
Input current at any pin ⁽²⁾		5	mA
T_J Operating junction temperature ⁽³⁾		125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) When the input voltage at any pin exceeds the $V_{A3.0}$ power supply (that is $V_{IN} > V_{A3.0}$ or $V_{IN} < AGND$) the current at that pin should be limited to ± 5 mA. The ± 50 -mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of ± 5 mA to 10 pins.
- (3) Prolonged use at this temperature may increase the device failure-in-time (FIT) rate.

6.2 Handling Ratings

		MIN	MAX	UNIT
T_{stg}	Storage temperature range	−65	150	°C
$V_{(ESD)}$ ⁽¹⁾	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽²⁾		V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽³⁾		V

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

6.3 Recommended Operating Conditions

Operation of the device beyond the recommended operating ratings is not recommended as it may degrade the device lifetime.

		MIN	MAX	UNIT
	Specified temperature	–40	85	°C
V _{A3.0}	3.0-V analog supply voltage	2.85	3.45	V
V _{A1.8}	1.8-V analog supply voltage	1.7	1.9	V
V _{A1.2}	1.2-V analog supply voltage	1.15	1.25	V
V _{D1.2}	1.2-V digital supply voltage	1.15	1.25	V
	CLKIN duty cycle	30%	70%	
T _J	Operating junction temperature		105	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	WQFN (56 PINS)	UNIT
R _{θJA}	Thermal resistance, junction to ambient	24.9	°C/W
R _{θJC(top)}	Thermal resistance, junction to package top	8.6	
R _{θJB}	Thermal resistance, junction to board	3.0	
Ψ _{JT}	Characterization parameter, junction to package top	0.2	
Ψ _{JB}	Characterization parameter, junction to board	2.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Converter Performance Characteristics

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$; external differential resistive termination at ADC input is $66\ \Omega$. Typical values are at $T_A = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER	DESCRIPTION AND TEST CONDITIONS		MIN	TYP	MAX	UNIT
RESOLUTION	Bit resolution of ADC core			16		bits
SNR	Signal-to-noise ratio, integrated across entire Nyquist bandwidth					dBFS
	Input = 46 MHz, –3 dBFS			69.8		
	Input = 150 MHz, –3 dBFS	$T_A = 25^\circ\text{C}$		69.6		
		$T_A = T_{MIN}$ to T_{MAX}	68.7			
	Input = 231 MHz, –3 dBFS			69.4		
	Input = 325 MHz, $A_{in} = -3\text{ dBFS}$			69		
	Input = 325 MHz, $A_{in} = -40\text{ dBFS}$			70		
SINAD	Signal-to-noise and distortion ratio, integrated across Nyquist bandwidth					dBFS
	Input = 46 MHz, –3 dBFS			69.5		
	Input = 150 MHz, –3 dBFS			69.4		
	Input = 231 MHz, –3 dBFS			69.1		
	Input = 325 MHz, –3 dBFS			68.8		
	Input = 325 MHz, –40 dBFS			70		
NSD	Noise spectral density, average NSD across Nyquist bandwidth					dBFS/Hz
	Input = 46 MHz, –3 dBFS			–152.5		
	Input = 150 MHz, –3 dBFS	$T_A = 25^\circ\text{C}$		–152.3		
		$T_A = T_{MIN}$ to T_{MAX}			–151.4	
	Input = 231 MHz, –3 dBFS			–152.1		
	Input = 325 MHz, –40 dBFS			–151.7		
SFDR	Spurious free dynamic range, single tone					dBFS
	Input = 46 MHz, –3 dBFS			88		
	Input = 150 MHz, –3 dBFS	$T_A = 25^\circ\text{C}$		88		
		$T_A = T_{MIN}$ to T_{MAX}	80			
	Input = 231 MHz, –3 dBFS			85		
	Input = 325 MHz, –3 dBFS			85		
HD2	2 nd order harmonic distortion					dBFS
	Input = 46 MHz, –3 dBFS			–93		
	Input = 150 MHz, –3 dBFS	$T_A = 25^\circ\text{C}$		–89		
		$T_A = T_{MIN}$ to T_{MAX}			–80	
	Input = 231 MHz, –3 dBFS			–90		
	Input = 325 MHz, –3 dBFS			–89		
HD3	3 rd order harmonic distortion					dBFS
	Input = 46 MHz, –3 dBFS			–88		
	Input = 150 MHz, –3 dBFS	$T_A = 25^\circ\text{C}$		–88		
		$T_A = T_{MIN}$ to T_{MAX}			–80	
	Input = 231 MHz, –3 dBFS			–85		
	Input = 325 MHz, –3 dBFS			–85		
SPUR	Largest spurious tone, not including DC, HD2 or HD3					dBFS
	Input = 46 MHz, –3 dBFS			–90		
	Input = 150 MHz, –3 dBFS	$T_A = 25^\circ\text{C}$		–90		
		$T_A = T_{MIN}$ to T_{MAX}			–87	
	Input = 231 MHz, –3 dBFS			–90		
	Input = 325 MHz, –3 dBFS			–90		

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

Converter Performance Characteristics (continued)

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$; external differential resistive termination at ADC input is $66\ \Omega$. Typical values are at $T_A = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	MIN	TYP	MAX	UNIT
IMD3	Third-order intermodulation, dual tone				dBFS
	Tone 1 = 145 MHz, –10 dBFS Tone 2 = 155 MHz, –10 dBFS		–102		
ENOB	Effective number of bits Input = 150 MHz, –3 dBFS		11.2		bits
DNL	Differential nonlinearity		0.9, –0.65		LSB
INL	Integral nonlinearity		±4.5		LSB

6.6 Power Supply Electrical Characteristics⁽¹⁾

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$. Typical values are at $T_A = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
I _{A3.0}	V _{A3.0} supply current consumption	Normal operation, single data lane per channel			230		mA	
		Normal operation, dual data lane per channel			255			
		Power down mode			8.7			
I _{A1.8}	V _{A1.8} supply current consumption	Normal operation			360		mA	
		Power down mode			3.6			
I _{A1.2}	V _{A1.2} supply current consumption	Normal operation			172		mA	
		Power down mode			3.3			
I _{D1.2}	V _{D1.2} supply current consumption	Normal operation			52		mA	
		Power down mode			3.3			
P _T	Total power consumption of the V _{A3.0} , V _{A1.8} , V _{A1.2} , V _{D1.2} supplies	Normal operation, single serial lane per channel	T _A = 25°C		1607		mW	
			T _A = T _{MIN} to T _{MAX}		1800			
		Power consumption during power-down state, external clock active				30		
		Power consumption during sleep state, external clock active				30		
V _{BP2.5}	Voltage at the BP2.5 pin				2.65		V	
	Supply sensitivity to noise Power of spectral spur resulting from a 100-mV sinusoidal signal modulating a supply at 500 kHz. Analog input is a –3 dBFS 150-MHz single tone. In all cases, the spur appears as part of a pair symmetric about the fundamental that scales proportionally with the fundamental amplitude.						dBFS	
				VA3.0				–72.5
				VA1.8				–58.0
				VA1.2				–37.7
				VD1.2				–78

(1) Power values indicate consumption during normal conversion assuming JESD204 link establishment

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

6.7 Analog Interface Electrical Characteristics

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$; external differential resistive termination at ADC input is $66\ \Omega$. Typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	MIN	TYP	MAX	UNIT
FSR	Full scale range Differential peak-to-peak		1.7		V _{pp}
G _{VAR}	Gain variation Variation of input voltage to output code gain between different parts, part-to-part or channel-to-channel		±0.07		dB
V _{OFF}	Input referred voltage offset		±13		mV
BW _{3dB}	3-dB bandwidth Frequency at which the voltage input to digital output response deviates by 3 dB compared to low frequencies for a low impedance differential signal applied at the input pins. Includes 0.5-nH parasitic inductance in series with each pin of the differential analog input.		800		MHz
R _{IN}	Input termination resistance Differential		200		Ω
C _{IN}	Input capacitance, differential		3.7		pF
V _{CMA} , V _{CMB}	Input common mode voltage reference voltage at the VCMA or VCMB pins Varies with temperature		1.6		V
I _{VCM}	Input common mode voltage reference current sourcing or sinking on VCMA or VCMB pins			1	mA
V _{CM-OFF}	Input common mode voltage offset range Allowable difference between the common mode applied to the analog input of a particular channel and the bias voltage at the respective common mode VCM bias pin (VCMA or VCMB)			±50	mV

6.8 CLKIN, SYSREF, SYNCb Interface Electrical Characteristics

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$. Typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT CHARACTERISTICS (CLKIN)					
V_{ID}	Input differential voltage ⁽¹⁾⁽²⁾ Differential peak voltage	250		1000	mV
dV_{SS}/dt	Recommended minimum edge slew rate at the zero crossing ⁽¹⁾	2	5		V/ns
$V_{IS-BIAS}$	Input offset voltage internal bias ⁽¹⁾ Internally biased		0.5		V
V_{IS-IN}	Externally applied input offset voltage ⁽²⁾ Allowable common mode voltage range for DC coupled interfaces	0.4	0.5	0.6	V
Z_{rdiff}	Differential termination resistance at DC ⁽³⁾		130		Ω
Z_{tt}	Common-mode bias source impedance ⁽³⁾		11		k Ω
C_T	Differential termination capacitance		1.5		pF
DIGITAL INPUT CHARACTERISTICS (SYSREF)					
V_{ID}	Input differential voltage ⁽¹⁾⁽²⁾ Differential peak voltage	250		1000	mV
$V_{IS-BIAS}$	Input offset voltage bias ⁽¹⁾ Internally biased		0.5		V
V_{IS-IN}	Externally applied input offset voltage ⁽²⁾ Allowable common mode voltage range for DC coupled interfaces	0.4	0.5	0.6	V
Z_{rdiff}	Differential termination resistance at DC ⁽³⁾		2		k Ω
Z_{tt}	Common-mode bias source impedance ⁽³⁾		11		k Ω
C_T	Differential termination capacitance ⁽³⁾		0.8		pF
DIGITAL INPUT CHARACTERISTICS (SYNCb)					
V_{ID}	Input differential voltage ⁽¹⁾⁽²⁾ Differential peak voltage		350		mV
V_{IS-IN}	Externally applied input offset voltage ⁽¹⁾⁽²⁾	0.5	1.2	2	V
Z_{rdiff}	Differential termination resistance ⁽³⁾		100		Ω
C_T	Differential termination capacitance ⁽³⁾		1		pF

- (1) Specification applies to the electrical level diagram of [Figure 1](#)
(2) The voltage present at the pins should not exceed Absolute Maximum limits
(3) Specification applies to the electrical circuit diagram of [Figure 2](#)




Figure 1. Electrical Level Diagram for Differential Input Signals




Figure 2. Simplified Electrical Circuit Diagram for Differential Input Signals

6.9 Serial Data Output Interface Electrical Characteristics

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$. Typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	MIN	TYP	MAX	UNIT
SERIAL LANE OUTPUT CHARACTERISTICS (SA0, SA1, SB0, SB1)					
V_{OD}	Output differential voltage ⁽¹⁾ Differential peak-peak values. Assumes ideal 100- Ω load. De-emphasis disabled. Configurable via SPI		580 680 760 860 960 1060 1140 1240		mV
Z_{diff}	Differential output impedance at DC ⁽²⁾		100		Ω
RL_{diff}	Differential output return loss magnitude Relative to 100 Ω ; For frequencies up to 5.5 GHz		-11		dB
R_{deemp}	Transmitter de-emphasis values V_{OD} configured to default value.		0 0.4 1.2 2.1 2.8 3.8 4.8 6.8		dB

- (1) Specification applies to the electrical level diagram of [Figure 3](#)
 (2) Specification applies to the electrical circuit diagram of [Figure 4](#)




Figure 3. Electrical Level Diagram for Differential Output Signals




Figure 4. Electrical Circuit Diagram for Differential Output Signals

6.10 Digital Input Electrical Interface Characteristics

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$. Typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT CHARACTERISTICS (SDI, SCLK, CSB)					
V_{IH}	Logical 1 input voltage ⁽¹⁾ Inputs are compatible with 1.2-V up to 3.0-V logic.	0.9			V
V_{IL}	Logical 0 input voltage ⁽¹⁾			0.3	V
I_{IN0}	Logic low input current		0.5		uA
I_{IN1}	Logic high input current		0.5		uA
C_{IN}	Input capacitance		2		pF
DIGITAL OUTPUT CHARACTERISTICS (SDO)					
V_{OH}	Logical 1 output voltage ⁽¹⁾⁽²⁾ $V_{SPI} = 1.2, 1.8, 2.5, \text{ or } 3\text{ V}$; Configurable via SPI	$V_{SPI} - 0.3$	$V_{SPI}^{(2)}$		V
V_{OL}	Logical 0 output voltage ⁽¹⁾⁽²⁾		0	0.3	V
$+I_{SC}$	Logic high short circuit current		9		mA
$-I_{SC}$	Logic low short circuit current		-10		mA
DIGITAL OUTPUT CHARACTERISTICS (OVRA/TRIGRDY, OVRB)					
V_{OH}	Logical 1 output voltage ⁽¹⁾	1.5	1.8		V
V_{OL}	Logical 0 output voltage ⁽¹⁾		0	0.3	V
$+I_{SC}$	Logic high short circuit current		17.7		mA
$-I_{SC}$	Logic low short circuit current		-15		mA
DIGITAL INPUT CHARACTERISTICS (TRIGGER)					
V_{IH}	Logical 1 input voltage ⁽¹⁾	1.5			V
V_{IL}	Logical 0 input voltage ⁽¹⁾			0.3	V
I_{IN0}	Logic low input current		0.5		uA
I_{IN1}	Logic high input current		0.5		uA
C_{IN}	Input capacitance		3		pF

(1) Specification applies to the electrical level diagram of [Figure 5](#).

(2) The SPI_CFG register must be changed to a supported output logic level after power up and before a read command is executed. Until that time, the output voltage on SDO may be as high as the $V_{A3.0}$ supply during a read command. The SDO output is high-Z at all times except during a read command.




Figure 5. Electrical Level Diagram for Single-ended Digital Inputs and Outputs

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

6.11 Timing Requirements

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$. Typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
ADC SAMPLING INSTANT TIMING CHARACTERISTICS					
F _S	Sampling rate Equal to F _{CLKIN} / CLKDIV	50		370	MSPS
F _{CLKIN}	Input Clock Frequency at CLKIN Inputs				MHz
	CLKDIV = 1	50		370	
	CLKDIV = 2	100		740	
	CLKDIV = 4	200		1480	
	CLKDIV = 8	400		2000	
t _{LAT-ADC}	ADC core latency Delay from a reference sampling instant to the boundary of the internal LMFC where the reference sample is the first sample of the next transmitted multi-frame. Coarse sampling phase adjust disabled. In this device, the frame clock period is equal to the sampling clock period.		12.5		Frame clock cycles
t _j	Additive sampling aperture jitter Depends on input CLKIN differential edge rate at the zero crossing, dV _{SS} /dt. Tested with 5 V/ns edge rate.				fs
	CLKDIV = 1		70		
	CLKDIV = 2, 4, coarse phase disabled		80		
	CLKDIV = 4, coarse phase enabled. Typical worst-case value across all coarse phase configuration possibilities.		85		
OVER-RANGE INTERFACE TIMING CHARACTERISTICS (OVRA, OVRB)					
t _{ODH}	OVR assertion delay Delay between an over-range value sampled and OVR asserted; Coarse clock phase adjust disabled.		7.5		Frame clock cycles
t _{ODL}	OVR de-assertion delay Delay between first under-range value sampled until OVR de-assertion; Configurable via SPI.	t _{ODH} + 0		t _{ODH} + 15	Frame clock cycles
SYSREF TIMING CHARACTERISTICS					
t _{PH-SYS}	SYSREF assertion duration Required duration of SYSREF assertion after rising edge event	2			Frame clock cycles
t _{PL-SYS}	SYSREF de-assertion duration Required duration of SYSREF de-assertion after falling edge event	2			Frame clock cycles
t _{S-SYS}	SYSREF setup time Relative to CLKIN rising edge		320		ps
t _{H-SYS}	SYSREF hold time Relative to CLKIN rising edge		80		ps
JESD204B INTERFACE LINK TIMING CHARACTERISTICS					
t _{D-LMFC}	SYSREF to LMFC delay Functional delay between SYSREF assertion latched and LMFC frame boundary. Depends on CLKDIV setting.				CLKIN cycles (Frame clock cycles)
	CLKDIV = 1		3.5 (3.5)		
	CLKDIV = 2		8 (4)		
	CLKDIV = 4		15 (3.75)		
	CLKDIV = 8		29 (3.625)		

Timing Requirements (continued)

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$. Typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t_{D-K28}	LMFC to K28.5 delay Functional delay between the start of the first K28.5 frame during Code Group Synchronization at the serial output and the preceding LMFC frame boundary.	5	6	7	Frame clock cycles
t_{D-ILA}	LMFC to ILA delay Functional delay between the start of the first ILA frame during Initial Lane Synchronization at the serial output and the preceding LMFC frame boundary	5	6	7	
t_{D-DATA}	LMFC to valid data delay Functional delay between the start of the first valid data frame at the serial output and the preceding LMFC frame boundary.	5	6	7	
$t_{S-SYNcb-F}$	SYNcb setup time Required SYNcb setup time relative to the internal LMFC boundary.		3		Frame clock cycles
$t_{H-SYNcb-F}$	SYNcb hold time Required SYNcb hold time relative to the internal LMFC boundary .		0		
$t_{H-SYNcb}$	SYNcb assertion hold time Required SYNcb hold time after assertion before de-assertion to initiate a link re-synchronization.		4		
t_{ILA}	ILA duration Duration of the ILA sequence .		4		Multi-frame clock cycles
SERIAL OUTPUT DATA TIMING CHARACTERISTICS					
F_{SR}	Serial bit rate Single- or dual-lane mode	1		7.4	Gb/s
UI	Unit Interval 7.4 Gb/s Data Rate		135.1		ps
DJ	Deterministic jitter Includes periodic jitter (PJ), data dependent jitter (DDJ), duty cycle distortion (DCD), and inter-symbol interference (ISI); 7.4 Gb/s data rate.		0.047 (6.33)		p-p UI (p-p ps)
RJ	Random jitter Assumes BER of $1e-15$ ($Q = 15.88$); 7.4 Gb/s data rate		0.156 (1.35)		p-p UI (rms ps)
TJ	Total jitter Sum of DJ and RJ. Assumes BER of $1e-15$ ($Q = 15.88$); 7.4 Gb/s data rate.		0.206 (27.77)		p-p UI (p-p ps)
SPI BUS TIMING CHARACTERISTICS⁽¹⁾					
f_{SCLK}	Serial clock frequency $f_{SCLK} = 1 / t_P$			20	MHz
t_{PH}	SCLK pulse width – high % of SCLK period	25%		75%	
t_{PL}	SCLK pulse width – low % of SCLK period	25%		75%	
t_{SSU}	SDI input data setup time	5			ns
t_{SH}	SDI input data hold time	5			ns
t_{ODZ}	SDO output data driven-to-3-state time			25	ns
t_{OZD}	SDO output data 3-state-to-driven time			25	ns
t_{OD}	SDO output data delay time			30	ns
t_{CSS}	CSB setup time	5			ns
t_{CSH}	CSB hold time	5			ns
t_{IAG}	Inter-access gap Minimum time CSB must be de-asserted between accesses	5			ns

(1) All timing specifications for the SPI given for $V_{SPI} = 1.8\text{-V}$ logic levels and a 5-pF capacitive load on the SDO pin. Timing specification may require larger margins for $V_{SPI} = 1.2\text{ V}$.

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com




Figure 6. Sample to Data Timing Diagram




Figure 7. SPI Timing Diagram




Figure 8. Over-Range Timing Diagram




Figure 9. JESD204B Interface Link Initialization Timing Diagram

For more information, see [Functional Block Diagram](#).

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

6.12 Typical Characteristics

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$; 150-MHz input frequency; -3 dBFS input power. Typical values are at $T_A = 25^\circ\text{C}$.




Figure 10. SNR, SINAD, SFDR vs Input Frequency




Figure 11. SNR, SINAD, SFDR vs Input Power




Figure 12. SNR, SINAD, SFDR vs Sampling Rate




Figure 13. SNR, SINAD, SFDR vs Supply




Figure 14. SNR, SINAD, SFDR vs Temperature




Figure 15. HD2, HD3, SPUR, THD vs Input Frequency

Typical Characteristics (continued)

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3.0\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$; 150-MHz input frequency; -3 dBFS input power. Typical values are at $T_A = 25^\circ\text{C}$.





Figure 16. HD2, HD3, SPUR, THD vs Input Power



Nominal Supplies: $V_{A3.0} = 3.0\text{ V}$ $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$
 $V_{A1.8} = 1.8\text{ V}$

Figure 17. HD2, HD3, and SPUR vs Supply




Figure 18. HD2, HD3, SPUR, THD vs Temperature




Figure 19. 1-Tone Spectrum




Figure 20. 1-Tone Spectrum (324 MHz)




Figure 21. 2-Tone Spectrum (-10 dBFS/ tone , 145 and 155 MHz)

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

Typical Characteristics (continued)

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$; 150-MHz input frequency; -3 dBFS input power. Typical values are at $T_A = 25^\circ\text{C}$.




Figure 22. CMRR vs Input Frequency (Small Signal, -24 dBm Input)




Figure 23. Crosstalk vs Input Frequency




Figure 24. Power vs Temperature




Figure 25. Power vs Sampling Rate




Figure 26. Current vs Sampling Rate




Figure 27. Output Serial Lane Eye Diagram at 7.4 Gb/s

Typical Characteristics (continued)

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{CLKIN} = F_S = 370\text{ MSPS}$; 150-MHz input frequency; -3-dBFS input power. Typical values are at $T_A = 25^\circ\text{C}$.




Figure 28. Output Serial Lane Eye Diagram at 3.7 Gb/s




Figure 29. Transmitted Eye at Output of 20-inch, 5-mil. FR4 Microstrip at 7.4 Gb/s With Optimized De-Emphasis

7 Parameter Measurement Information

7.1 Over-Range Functional Characteristics

Unless otherwise noted, these specifications apply for all supply and temperature conditions.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	VALUE	UNIT
OVRTH	Over-range detection threshold Configurable via SPI	–48.16 (min) and 0 (max)	dBFS
OVRTHS	Over-range detection threshold step Expressed as the change in the total code range outside of which an over-range event occurs. Half of the step value is changed at the upper boundary of the code range and half is changed at the lower boundary.	256	codes

7.2 Input Clock Divider and Clock Phase Adjustment Functional Characteristics

Unless otherwise noted, these specifications apply for $V_{A3.0} = 3.0\text{ V}$; $V_{A1.8} = 1.8\text{ V}$; $V_{A1.2} = V_{D1.2} = 1.2\text{ V}$; $F_{\text{CLKIN}} = F_S = 370\text{ MSPS}$. Typical values are at $T_A = +25^\circ\text{C}$.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	TYP	LIMIT	UNIT
CLKDIV	Input CLKIN divider factor Configurable via SPI	1 (default), 2, 4, or 8		
$N\Phi_C$	Number of available coarse phase adjustment steps	$2 \times \text{CLKDIV}$		
Φ_C	Nominal CLKIN coarse phase adjustment step Coarse step of CLKIN divider phase adjustment range; common to both channels; depends on clock divider factor (CLKDIV) and sampling rate (F_S).	$1 / (2 \times \text{CLKDIV} \times F_S)$		s
$\Delta\Phi_C$	Typical coarse phase adjustment step error ⁽¹⁾ Percent variation of actual phase adjustment step relative to the nominal step (Φ_C). Assumes ideal 50% CLKIN duty cycle			
	CLKDIV = 8, $F_S = 250\text{ MSPS}$	$\pm 6\%$		
	CLKDIV = 4, $F_S = 370\text{ MSPS}$	$\pm 4\%$		

(1) CLKIN duty cycles that are not 50/50% increase the coarse delay step error

7.3 JESD204B Interface Functional Characteristics

Unless otherwise noted, these specifications apply for all supply and temperature conditions.

PARAMETER	DESCRIPTION AND TEST CONDITIONS	VALUE
LSF	Supported configurations L = Number of lanes/converter S = Samples per frame F = Octets per frame	L = 1, S = 1, F = 2 or L = 2, S = 1, F = 1
K	Number of frames per multi-frame Configurable via SPI	
	L = 1, S = 1, F = 2	9 (min) 32 (max, default)
	L = 2, S = 1, F = 1	17 (min) 32 (max, default)

8 Detailed Description

8.1 Overview


The ADC16DX370 device is a dual analog-to-digital converter (ADC) composed of pipelined stages followed by a back-end JESD204B interface. Each ADC core is preceded by an input buffer and imbalance correction circuit at the analog input and is provided with the necessary reference voltages with internal drivers that require no external components. The analog input common-mode is also internally regulated.

Over-range signals are externally available on pins to monitor the signal path. A DC offset correction block is disabled by default, but may also be enabled at the ADC core output to remove DC offset. Processed data is passed into the JESD204B interface where the data is framed, encoded, serialized, and output on one or two lanes per channel. Data is serially transmitted by configurable high-speed voltage mode drivers.

The sampling clock is derived from the CLKIN input via a low-noise receiver and clock divider. Coarse delay adjustment blocks in the clock signal path control the phase of the sampling instant. The CLKIN, SYSREF, and SYNCb inputs provide the device clock, sysref, and sync~ signals to the JESD204B interface, which are used to derive the internal local frame and local multi-frame clocks and establish the serial link.

Features of the ADC16DX370 device are configurable through the 4-wire SPI.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Amplitude and Phase Imbalance Correction of Differential Analog Input

The ADC performance can be sensitive to amplitude and phase imbalance of the input differential signal and therefore integrates a front-end balance correction circuit to optimize the second-order distortion (HD2) performance of the ADC in the presence of an imbalanced input signal. 4-bit control of the phase mismatch and 3-bit control of the amplitude mismatch corrects the input mismatch before the input buffer. A simplified diagram of the amplitude and phase correction circuit at the ADC input is shown in [Figure 30](#).




Figure 30. Simplified Input Differential Balance Correction Circuit

Amplitude correction is achieved by varying the single-ended termination resistance of each input while maintaining constant total differential resistance, thereby adjusting the amplitude at each input but leaving the differential swing constant. Phase correction, also considered capacitive balance correction, varies the capacitive load at the ADC input, thereby correcting a phase imbalance by creating a bandwidth difference between the analog inputs that minimally affects amplitude. This function is useful for correcting the balance of transformers or filters that drive the ADC analog inputs. [Figure 31](#) shows the measured HD2 resulting from an example 250-MHz imbalanced signal input into the ADC16DX370 device recorded over the available amplitude and phase correction settings, demonstrating the optimization of HD2. Performance parameters in the [Converter Performance Characteristics](#) are characterized with the amplitude and phase correction settings in the default condition.




Figure 31. Gain and Phase Imbalance HD2 Optimization at 250 MHz

Feature Description (continued)

8.3.2 DC Offset Correction

DC offset correction is provided using a digital high-pass IIR filter at the immediate output of the ADC core. The DC offset correction is bypassed by default, but may be enabled and configured via the SPI. The 3-dB bandwidth of the IIR digital correction filter may be set to four different low-frequency values. When DC offset correction is enabled, any signal in the stop-band of the high-pass filter is attenuated. The settling time of the DC offset correction is approximately equal to the inverse of the 3-dB bandwidth setting.

8.3.3 Over-Range Detection

Separate over-range detection output signals for channels A and B are dedicated to pins. The OVRA pin asserts (high) when an over-range signal is detected at the input of channel A. The short delay from when an over-range signal is incident at the input until the OVRA is asserted allows for almost immediate detection of over-range signals without delay from the internal ADC pipeline latency or data serialization latency. OVRB responds similarly when an over-range signal is detected at the input of channel B.

The input power threshold to indicate an over-range event is programmable via the SPI from full scale code range down to a ± 128 LSB code range in steps of 128 codes relative to the 16-bit code range of the data at the output of the ADC core.

After an over-range event occurs and the signal at the channel input reduces to a level below full-scale, an internal counter begins counting to provide a hold function. When the counter reaches a programmable counter threshold, the OVRA (or OVRB) signal is de-asserted. The duration of the hold counter is programmable via the SPI to hold for +3, +7, or +15 frame clock cycles. The counter is disabled (+0 cycles) by default to allow de-assertion without holding. Each channel has an independent hold counter but the hold duration value is common to both channels.

8.3.4 Input Clock Divider

An input clock divider allows a high frequency clock signal to be distributed throughout the system and locally divided down at the ADC device so that coupling of signals at common intermediate frequencies into other parts of the system can be avoided. The frequency at the CLKIN input may be divided down to the sampling rate of the ADC by factors of 1, 2, 4, or 8. Changing the clock divider setting initiates a JESD204 link re-initialization and requires re-calibration of the ADC if the sampling rate is changed from the rate during the previous calibration.

8.3.5 SYSREF Offset Feature and Detection Gate

When the signal at the SYSREF input is not actively toggling periodically, the SYSREF signal is considered to be in an idle state. The idle state is recommended at any time the ADC16DX370 spurious performance must be maximized. When the SYSREF signal is in the idle state for longer than 1 μ s, an undesirable offset voltage may build up across the AC coupling capacitors between the SYSREF transmitter and the ADC16DX370 device input. This offset voltage creates a signal threshold problem, requires a long time to dissipate, and therefore prevents quick transition of the SYSREF signal out of the idle state. Two features are provided as a solution and are shown in [Figure 48](#), namely the SYSREF offset feature and SYSREF detection gate.

In the case that the SYSREF signal idle state has a 0-V differential value, or if the ADC16DX370 device must be insensitive to noise that may appear on the SYSREF signal, then the SYSREF detection gate may be used. The detection gate is the AND gate shown in [Figure 48](#) that enables or disables propagation of the SYSREF signal through to the internal device logic. If the detection gate is disabled and a false edge appears at the SYSREF input, the signal does not disrupt the internal clock alignment. Note that the SYSREF detection gate is disabled by default; therefore, the device does not respond to a SYSREF edge until the detection gate is enabled.

The SYSREF offset and detection gate features are both controlled through the SPI.

8.3.6 Sampling Instant Phase Adjustment

Adjustment of the ADC sampling instant relative to the CLKIN input clock may be controlled using the coarse phase adjustment feature.

Coarse clock phase adjustment is provided to control the phase of the sampling instant in the ADC cores. The coarse phase steps are equal to $1 / (2 \times \text{CLKDIV} \times F_s)$ seconds over a $1 / F_s$ second range where CLKDIV is the clock division factor and F_s is the sampling rate. The coarse phase adjustment setting is common to both channels.

Feature Description (continued)

After the JESD204B serial link is established, the frame and LMFC clocks, as well as the internal reference clocks used by the JESD204B serializer, are not affected by the clock phase adjustments because the data is re-timed at the ADC core output. Changing the phase setting does not affect the status of the JESD204B link and does not cause glitches in the serial data. Varying the phase does not vary the timing of frames output on the JESD204B link, but it does vary the sampling instant relative to the internal frame clock. Therefore, the total latency from the sampling instant to the beginning of the frame output on the serial link changes equal to the change in the phase adjustment. This latency change is a fraction of a frame clock cycle.

The phase of the internal sampling clock is aligned to SYSREF events. This impacts the phase relationship between the input signal and sampling instant and may affect the latency across the link.

8.3.7 Serial Differential Output Drivers

The differential drivers of the ADC16DX370 device that output the serial JESD204B data are voltage mode drivers with amplitude control and de-emphasis features that may be configured through the SPI for a variety of different channel applications. Eight amplitude control (VOD) and eight de-emphasis control (DEM) settings are available. Both VOD and DEM register fields must be configured to optimize the noise performance of the serial interface for a particular lossy channel.

The output common-mode of the driver varies with the configuration of the output swing. Therefore, AC coupling is strongly recommended between the ADC16DX370 device and the device receiving the serial data.

8.3.7.1 De-Emphasis Equalization

De-emphasis of the differential output is provided as a form of continuous-time linear equalization that imposes a high-pass frequency response onto the output signal to compensate for frequency-dependent attenuation as the signal propagates through the channel to the receiver. In the time-domain, the de-emphasis appears as the bit transition transient followed by an immediate reduction in the differential amplitude, as shown in [Figure 32](#). The characteristic appearance of the waveform changes with differential amplitude and the magnitude of de-emphasis applied. The serial lane rate determines the available period of time during which the de-emphasis transient settles. However, the lane rate does not affect the settling behavior of the applied de-emphasis.




Figure 32. De-emphasis of the Differential Output Signal

Feature Description (continued)

[Table 1](#) indicates the typical measured values for the de-emphasis range, where the de-emphasis value is measured as the ratio (in units of [dB]) between the peak voltage after the signal transition to the settled voltage value in one bit period. The data rate for this measurement is 1.2 Gb/s to allow settling of the de-emphasis transient. [Table 1](#) illustrates the actual de-emphasis value in terms of voltage attenuation and shows dependence on the amplitude setting, but does not reflect the optimal amplitude setting (VOD) and de-emphasis setting (DEM) for a particular lossy channel. [Table 2](#) shows the amplitude of the differential signal swing during its settled state after the transition transient. The measurement is performed at 1.2 Gb/s and the units are in differential peak-to-peak mV.

Table 1. De-Emphasis Values (dB) for All VOD and DEM Configuration Settings

		DEM							
		0	1	2	3	4	5	6	7
VOD	0	0	−0.4	−1.2	−2.1	−2.8	−3.8	−4.8	−6.8
	1	0	−0.6	−1.7	−2.7	−3.5	−4.6	−5.7	−7.8
	2	0	−0.8	−2.2	−3.3	−4.1	−5.3	−6.4	−8.6
	3	0	−1.0	−2.6	−3.9	−4.7	−5.9	−7.0	−9.4
	4	0	−1.3	−3.0	−4.3	−5.3	−6.5	−7.7	−9.9
	5	0	−1.6	−3.5	−4.9	−5.8	−7.0	−8.3	−10.5
	6	0	−1.9	−3.9	−5.3	−6.2	−7.5	−8.7	−11.0
	7	0	−2.1	−4.2	−5.7	−6.7	−8.0	−9.3	−11.5

Table 2. Settled Differential Voltage Swing Values, VOD (peak-to-peak mV) for All VOD and DEM Configuration Settings

		DEM							
		0	1	2	3	4	5	6	7
VOD	0	580	540	500	440	420	380	340	260
	1	680	620	560	500	440	400	340	280
	2	760	700	600	520	480	420	360	280
	3	860	760	640	560	500	440	380	300
	4	960	820	680	580	520	460	400	300
	5	1060	880	700	600	540	460	400	320
	6	1140	920	740	620	560	480	420	320
	7	1240	960	760	640	580	500	420	320

8.3.8 ADC Core Calibration

The ADC core of this device requires calibration to be performed after power-up to achieve full performance. After power-up, the ADC16DX370 device detects that the supplies and clock are valid, waits for a power-up delay, and then performs a calibration of the ADC core automatically. The power-up delay is 8.4×10^6 sampling clock cycles or 22.7 ms at a 370-MSPS sampling rate. The calibration requires approximately 2.0×10^6 sampling clock cycles.

If the system requires that the ADC16DX370 input clock divider value (CLKDIV) is set to 2, 4, or 8, then ADC calibration must be performed manually after CLKDIV has been set to the desired value. Manually calibrating the ADC core is performed by changing to power down mode, returning to normal operation, and monitoring the CAL_DONE bit in the JESD_STATUS register until calibration is complete. As an alternative to monitoring CAL_DONE, the system may wait 2.5×10^6 sampling clock cycles until calibration completes.

Re-calibration is not required across the supported operating temperature range to maintain functional performance, but it is recommended for large changes in ambient temperature to maintain optimal dynamic performance. Changing the sampling rate always requires re-calibration of the ADC core. For more information about device modes, see [Power-Down and Sleep Modes](#).

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

8.3.9 Data Format

Data may be output in the serial stream as 2's complement format by default or optionally as offset binary. This formatting is configured through the SPI and is performed in the data path prior to JESD204B data framing and 8b/10b encoding.

8.3.10 JESD204B Supported Features

The ADC16DX370 device supports a feature set of the JESD204B standard targeted to its intended applications but does not implement all the flexibility of the standard. [Table 3](#) summarizes the level of feature support.

Table 3. ADC16DX370 Feature Support for the JESD204B Serial Interface

Feature	Supported	Not Supported
Subclass	Subclass 1, 0⁽¹⁾	Subclass 2
Device Clock (CLKIN) and SYSREF	- AC coupled CLKIN and SYSREF - DC coupled CLKIN and SYSREF (special cases) - Periodic, Pulsed Periodic and One-Shot SYSREF	
Latency	Deterministic latency supported for subclass 1 implementations using standard SYSREF signal	Deterministic latency not supported for non-standard implementations
Electrical layer features	- LV-OIF-11G-SR interface and performance - AC coupled serial lanes	- TX lane polarity inversion - DC coupled serial lanes
Transport layer features and configuration	- L = 1 or 2 for each channel - K configuration - Scrambling	- F, S, and HD configuration depends on L and is not independently configurable - M, N, N', CS, CF configuration - Idle link mode - Short and Long transport layer test patterns
Data link layer features	8b/10b encoding - Lane synchronization - D21.5, K28.5, ILA, PRBS7, PRBS23, Ramp test sequences	RPAT/JSPAT test sequences

(1) The ADC16DX370 supports most subclass 0 requirements, but is not strictly subclass compliant.

8.3.11 Transport Layer Configuration

The transport layer features supported by the ADC16DX370 device are a subset of possible features described in the JESD204B standard. The configuration options are intentionally simplified to provide the lowest power and most easy-to-use solution.

8.3.11.1 Lane Configuration

Each channel outputs its digital data on up to two serial lanes that support JESD204B. The number of transmission lanes per channel (L) is configurable as 1 or 2. The device does not allow transmitting both channels on the same lane. When using one serial lane per channel, the serial-data lane transmits at 20 times the sampling rate. A 370 MSPS sampling rate corresponds to a 7.4 Gb/s per lane rate. When using two serial lanes per channel, the serial data rate is 10 times the sampling rate. A 370 MSPS sampling rate corresponds to a 3.7 Gb/s per lane rate.

8.3.11.2 Frame Format

The format of the data arranged in a frame depends on the L setting. The octets per frame (F), samples per frame (S), and high-density mode (HD) parameters are not independently configurable. The N, N', CS, CF, M, and HD parameters are fixed and not configurable. [Figure 33](#) shows the data format for L = 1 and L = 2. M = 1 in this device, indicating one converter per device and each channel is considered a different device. Therefore, the L value corresponds to the number of lanes used by a channel, not the number of lanes output from the chip.




Figure 33. Transport Layer Definitions for the Supported-Lane Configurations

8.3.11.3 ILA Information

Table 4 summarizes the information transmitted during the initial lane alignment (ILA) sequence. Mapping of these parameters into the data stream is described in the JESD204B standard.

Table 4. Configuration of the JESD204B Serial-Data Receiver

Parameter	Description	Value	
		Single Lane Mode	Dual Lane Mode
ADJCNT	DAC LMFC adjustment	0	0
ADJDIR	DAC LMFC adjustment direction	0	0
BID	Bank ID	0	0
CF	Number of control words per frame clock period per link	0	0
CS	Number of control bits per sample	0	0
DID	Device identification number	0	0
F	Number of octets per frame (per lane) ⁽¹⁾	2	1
HD	High-density format	0	1
JESDV	JESD204 version	1	1
K	Number of frames per multi-frame ⁽¹⁾	Set by register as 9 to 32	Set by register as 17 to 32
L	Number of lanes per link ⁽¹⁾	1	2
LID	Lane identification number	0	0 (lane 0), 1 (lane 1)
M	Number of converters per device ⁽¹⁾	1	1
N	Converter resolution ⁽¹⁾	16	16
N'	Total number of bits per sample ⁽¹⁾	16	16
PHADJ	Phase adjustment request to DAC	0	0
S	Number of samples per converter per frame cycle ⁽¹⁾	1	1
SCR	Scrambling enabled	Set by register as 0 (disabled) or 1	Set by register as 0 (disabled) or 1
SUBCLASSV	Device subclass version	1	1
RES1	Reserved field 1	0	0
RES2	Reserved field 2	0	0

(1) These parameters have a binary-value-minus-1 encoding applied before being mapped into the link configuration octets. For example, F = 2 is encoded as 1, and F = 1 is encoded as 0.

Parameter	Description	Value	
		Single Lane Mode	Dual Lane Mode
FCHK	Checksum	Computed	Computed

Test Pattern	Description	Common Purpose
D21.5	Data is transmitted across a normal link but ADC sampled data is replaced with D21.5 symbols, resulting in an alternating 1 and 0 pattern (101010...) on each serial lane. After enabling this pattern, the JESD204B link must be reinitialized.	Jitter or system debug
K28.5	Continuous K28.5 symbols are output on each serial lane. Link initialization is not possible nor required.	System debug
Repeated ILA	ILA repeats indefinitely on each serial lane. After enabling this pattern, the JESD204B link must be reinitialized.	System debug
Ramp	Data is transmitted across a normal link but ADC sampled data is replaced with a ramp pattern. The ramp ascends through a 16-bit range and the step is programmable. After enabling this pattern, the JESD204B link must be reinitialized.	System debug and transport layer verification
PRBS	Standard pseudo-random bit sequences are output on each serial lane. PRBS 7/15/23 Complies with ITU-T O.150 specification and is compatible with J-BERT equipment. Link initialization is not possible nor required.	Jitter and bit error rate testing

The **Frame Alignment** step requires alignment of the frame and local multi-frame clocks within the ADC16DX370 device to an external reference. This is accomplished by providing the device clock and SYSREF clock to the CLKIN and SYSREF inputs, respectively. The ADC16DX370 device aligns its frame clock and LMFC to any SYSREF rising edge event, offset by a SYSREF-to-LMFC propagation delay.

The SYSREF signal must be source synchronous to the device clock; therefore, the SYSREF rising edge must meet setup and hold requirements relative to the signal at the CLKIN input. If these requirements cannot be met, then the alignment of the internal frame and multi-frame clocks cannot be specified. As a result, a link may still be established, but the latency through the link cannot be deterministic. Frame alignment may occur at any time; although, a re-alignment of the internal frame clock and LMFC will break the link. Note that frame alignment is not required for the ADC16DX370 device to establish a link because the device automatically generates the clocks on power-up with unknown phase alignment.

Code Group Synchronization is initiated when the receiver sends a synchronization request by asserting the SYNCb input of the ADC16DX370 device to a logic low state ($\text{SYNCb}^+ < \text{SYNCb}^-$). After the SYNCb assertion is detected, the ADC16DX370 device outputs K28.5 symbols on all serial lanes that are used by the receiver to synchronize and time align its clock and data recovery (CDR) block to the known symbols. The SYNCb signal must be asserted for at least 4 frame clock cycles otherwise the event is ignored by the ADC16DX370 device. Code group synchronization is completed when the receiver de-asserts the SYNCb signal to a logic high state.

After the ADC16DX370 detects a de-assertion of its SYNCb input, the **Initial Lane Synchronization** step begins on the following LMFC boundary. The ADC16DX370 device outputs 4 multi-frames of information that compose the ILA sequence. This sequence contains information about the data transmitted on the link. The initial lane synchronization step and link initialization conclude when the ILA is finished and immediately transitions into **Data Transmission**. During data transmission, valid sampled data is transmitted across the link until the link is broken.




Figure 35. Device Start-Up and JESD204B Link Synchronization Flow Chart

The flowchart in [Figure 35](#) describes how the ADC16DX370 device initializes the JESD204B link and reacts to changes in the link. After the ADC core calibration is finished, the ADC16DX370 device begins with PLL calibration and link initialization using a default frame clock and LMFC alignment by sending K28.5 characters. PLL calibration requires approximately 153×10^3 sampling clock cycles. If SYNCb is not asserted, then the device immediately advances to the ILA sequence at the next LMFC boundary. Whereas, if SYNCb is asserted, then the device continues to output K28.5 characters until SYNCb is de-asserted.

When a SYSREF rising edge event is detected, then the ADC16DX370 device compares the SYSREF event to the current alignment of the LMFC. If the SYSREF event is aligned to the current LMFC alignment, then no action is taken and the device continues to output data. If misalignment is detected, then the SYSREF event is compared to the frame clock. If misalignment of the frame clock is also detected, then the clocks are re-aligned and the link is reinitialized. If the frame clock is not misaligned, then the frame clock alignment is not updated. In the cases that a SYSREF event causes a link re-initialization, the ADC16DX370 device begins sending K28.5 characters without a SYNCb assertion and immediately transitions to the ILA sequence on the next LMFC boundary unless the SYNCb signal is asserted. Anytime the frame clock and LMFC are re-aligned, the serializer PLL must calibrate before code group synchronization begins. SYSREF events must not occur during ADC16DX370 device power-up, ADC calibration, or PLL calibration. The JESD_STATUS register is available to check the status of the ADC16DX370 device and the JESD204B link.

If a SYNCb assertion is detected for at least 4 frame clock cycles, the ADC16DX370 device immediately breaks the link and sends K28.5 characters until the SYNCb signal is de-asserted.

When exiting sleep mode, the frame clock and LMFC are started with a default (unknown) phase alignment, PLL calibration is performed, and the device immediately transitions into sending K28.5 characters.

8.3.14 SPI

The SPI allows access to the internal configuration registers of the ADC through read and write commands to a specific address. The interface protocol has a 1-bit command, 15-bit address word and 8-bit data word as shown in [Figure 36](#). A read or write command is 24 bits in total, starting with the read or write command bit where 0 indicates a write command and 1 indicates a read command. The read or write command bit is clocked into the device on the first rising edge of SCLK after CSb is asserted to 0. During a write command, the 15-bit address and 8-bit data values follow the read or write bit MSB-first and are latched on the rising edge of SCLK. During a read command, the SDO output is enabled shortly after the 16th rising edge of SCLK and outputs the read value MSB first before the SDO output is returned to a high impedance state. The read or write command is completed on the SCLK rising edge on which the data word's LSB is latched. CSb may be de-asserted to 1 after the LSB is latched into the device.

The SPI allows command streaming where multiple commands are made without de-asserting CSb in-between commands. The commands in the stream must be of similar types, either read or write. Each subsequent command applies to the register address adjacent to the register accessed in the previous command. The address order can be configured as either ascending or descending. Command streaming is accomplished by immediately following a completed command with another set of 8 rising edges of SCLK without de-asserting CSb. During a write command, an 8-bit data word is input on the SDI input for each subsequent set of SCLK edges. During a read command, data is output from SDO for each subsequent set of SCLK edges. Each subsequent command is considered finished after the 8th rising edge of SCLK. De-asserting CSb aborts an incomplete command.

The SDO output is high impedance at all times other than during the final portion of a read command. During the time that the SDO output is active, the logic level is determined by a configuration register. The SPI output logic level must be properly configured after power up and before making a read command to prevent damaging the receiving device or any other device connected to the SPI bus. Until the SPI_CFG register is properly configured, voltages on the SDO output may be as high as the VA3.0 supply during a read command. The SDI, SCLK, and CSB pins are all 1.2-V to 3.0-V compatible.




Figure 36. Serial Interface Protocol

8.4 Device Functional Modes

8.4.1 Power-Down and Sleep Modes

Power-down and sleep modes are provided to allow the user to reduce the power consumption of the device without disabling power supplies. Both modes reduce power consumption by the same amount but they differ in the amount of time required to return to normal operation. Upon changing from Power Down back to Normal operation, an ADC calibration routine is performed. Waking from sleep mode does not perform ADC calibration (see [ADC Core Calibration](#) for more details). Neither power-down mode nor sleep mode resets configuration registers.

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

8.5 Register Map

Table 6. ADC16DX370 Register Map

Register	ADDRESS	DFLT	b[7]	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0]
CONFIG_A	0x0000	0x3C	SR	Res (0)	ASCEND	Res (1)	PAL[3:0]			
Address 0x0001 Reserved										
DEVICE_CONFIG	0x0002	0x00	Reserved (000000)						PD_MODE[1:0]	
CHIP_TYPE	0x0003	0x03	Reserved (0000)				CHIP_TYPE[3:0]			
CHIP_ID	0x0004	0x02	CHIP_ID[7:0]							
	0x0005	0x00	CHIP_ID[15:8]							
CHIP_VERSION	0x0006	0x01	CHIP_VERSION[7:0]							
Address 0x0007-0x000B Reserved										
VENDOR_ID	0x000C	0x51	VENDOR_ID[7:0]							
	0x000D	0x04	VENDOR_ID[15:8]							
SPI_CFG	0x0010	0x01	Reserved (000000)						VSPI[1:0]	
OM1	0x0012	0x81	DF	Res (00)		IDLE[1:0]		SYS_EN	Res(01)	
OM2	0x0013	0x40	Reserved (010)			CLKDIV		Res (0)	Res (0)	Res (0)
IMB_ADJ_A	0x0014	0x00	Res (0)	AMPADJ_A[2:0]			PHADJ_A[3:0]			
IMB_ADJ_B	0x0015	0x00	Res (0)	AMPADJ_B[2:0]			PHADJ_B[3:0]			
Address 0x0016-0x0018 Reserved										
CDLY_CTRL	0x0019	0x00	Reserved (000)			CDLY_EN	CRS_DLY[3:0]			
Address 0x001A-0x003A Reserved										
OVR_HOLD	0x003B	0x00	Reserved (000000)						OVR_HOLD[1:0]	
OVR_TH	0x003C	0x00	OVR_TH[7:0]							
DC_MODE	0x003D	0x00	Reserved (00000)					DC_TC		DC_EN
Address 0x003E-0x0046 Reserved										
SER_CFG	0x0047	0x00	Res(0)	VOD[2:0]			Res (0)	DEM[2:0]		
Address 0x0048-0x005F Reserved										
JESD_CTRL1	0x0060	0x7D	SCR_EN	K_M1[4:0]					L_M1	JESD_EN
JESD_CTRL2	0x0061	0x00	Reserved (0000)				JESD_TEST_MODE[3:0]			
JESD_RSTEP	0x0062	0x01	JESD_RSTEP[7:0]							
	0x0063	0x00	JESD_RSTEP[15:8]							
Address 0x0064-0x006B Reserved										
JESD_STATUS	0x006C	N/A	Res (0)	LINK	SYNC	REALIGN	ALIGN	PLL_LOCK	CAL_DONE	CLK_RDY
Address 0x006D-0x006F Reserved										
DATA_CTRL	0x0070	0x22	Reserved (00100)					TEST_DATA	Res (1)	Res (0)
Address 0x0071- Reserved										

8.5.1 Register Descriptions

Table 7. CONFIG_A

CONFIG_A				Address: 0x0000	Default: 0x3C
Bit	Bit Name	Read or Write	Def	Description	
[7]	SR	Read or write	0	Setting this soft reset bit causes all registers to be reset to their default state. This bit is self-clearing.	
[6]	Reserved	Read or write	0	Reserved and must be written with 0.	
[5]	ASCEND	Read or write	1	Order of address change during streaming reads or writes. 0 : Address is decremented during streaming reads or writes. 1 : Address is incremented during streaming reads or writes (default).	
[4]	Reserved	Read	1	Reserved and must be written with 1.	
[3:0]	PAL[3:0]	Read or write	1100	Palindrome bits are bit 3 = bit 4, bit 2 = bit 5, bit 1 = bit 6, and bit 0 = bit 7.	

Table 8. DEVICE CONFIG

DEVICE CONFIG				Address: 0x0002	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7:2]	Reserved	Read or write	000000	Reserved and must be written with 000000.	
[1:0]	PD_MODE [1:0]	Read or write	00	Power-down mode 00 : Normal operation (default) 01 : Reserved 10 : Sleep operation (faster resume) 11 : Power-down (slower resume)	

Table 9. CHIP_TYPE

CHIP_TYPE				Address: 0x0003	Default: 0x03
Bit	Bit Name	Read or Write	Def	Description	
[7:4]	Reserved	Read or write	0000	Reserved and must be written with 0000.	
[3:0]	CHIP_TYPE[3:0]	Read	0011	Chip type that always returns 0x3, indicating that the part is a high-speed ADC	

Table 10. CHIP_ID

CHIP_ID				Addresses: [0x0005, 0x0004]	Default: [0x00, 0x02]
Bit	Bit Name	Read or Write	Def	Description	
0x0004[7:0]	CHIP_ID[7:0]	Read	0x02	Chip ID least significant word	
0x0005[7:0]	CHIP_ID[15:8]	Read	0x00	Chip ID most significant word	

Table 11. CHIP_VERSION

CHIP_VERSION				Address: 0x0006	Default: 0x01
Bit	Bit Name	Read or Write	Def	Description	
[7:0]	CHIP_VERSION[7:0]	Read	0x01	Chip version	

Table 12. VENDOR_ID

VENDOR_ID				Addresses: [0x000D, 0x000C]	Default: [0x04, 0x51]
Bit	Bit Name	Read or Write	Def	Description	
0x000C[7:0]	VENDOR_ID[7:0]	Read	0x51	Vendor ID. Texas Instruments vendor ID is 0x0451.	
0x000D[7:0]	VENDOR_ID[15:8]	Read	0x04		

Table 13. SPI_CFG

SPI_CFG				Address: 0x0010	Default: 0x01
Bit	Bit Name	Read or Write	Def	Description	
[7:2]	Reserved	Read or write	000000	Reserved and must be written with 000000.	
[1:0]	VSPI	Read or write	01	SPI logic level controls the SDO output logic level. 00 : 1.2 V 01 : 3 V (default) 10 : 2.5 V 11 : 1.8 V This register must be configured (written) before making a read command with a SPI that is not a 3-V logic level. The SPI inputs (SDI, SCLK, and CSb) are compatible with logic levels ranging from 1.2 to 3 V.	

Table 14. OM1 (Operational Mode 1)

OM1 (Operational Mode 1)				Address: 0x0012	Default: 0x81
Bit	Bit Name	Read or Write	Def	Description	
[7]	DF	Read or write	1	Output data format 0 : Offset binary 1 : Signed 2s complement (default)	
[6:5]	Reserved	Read or write	00	Reserved and must be written with 00.	
[4:3]	IDLE[1:0]	Read or write	00	SYSREF idle state offset configuration. 00 : No offset applied (default) 01 : SYSREF idles low (de-asserted) with –400-mV offset 10 : SYSREF idles high (asserted) with +400-mV offset 11 : Reserved	
[2]	SYS_EN	Read or write	0	SYSREF detection gate enable 0 : SYSREF gate is disabled; (input is ignored, default) 1 : SYSREF gate is enabled	
[1:0]	Reserved[1:0]	Read or write	01	Reserved. Must be written with 01.	

Table 15. OM2 (Operational Mode 2)

OM2 (Operational Mode 2)				Address: 0x0013	Default: 0x40
Bit	Bit Name	Read or Write	Def	Description	
[7:5]	Reserved	Read or write	010	Reserved and must be written with 100.	
[4:3]	CLKDIV[1:0]	Read or write	00	Clock divider ratio. Sets the value of the clock divide factor, CLKDIV 00 : Divide by 1, CLKDIV = 1 (default) 01 : Divide by 2, CLKDIV = 2 10 : Divide by 4, CLKDIV = 4 11 : Divide by 8, CLKDIV = 8	
[2:0]	Reserved	Read or write	000	Reserved. Must be written with 000.	

Table 16. IMB_ADJ_A (Imbalance Adjust, Channel A)

IMB_ADJ_A (Imbalance Adjust, Channel A)				Address: 0x0014	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7]	Reserved	Read or write	0	Reserved. Must be written with 0.	
[6:4]	AMPADJ_A[2:0]	Read or write	000	Analog input amplitude imbalance correction for channel A 7 = +30 Ω VIN+, –30 Ω VIN– 6 = +20 Ω VIN+, –20 Ω VIN– 5 = +10 Ω VIN+, –10 Ω VIN– 4 = Reserved 3 = –30 Ω VIN+, +30 Ω VIN– 2 = –20 Ω VIN+, +20 Ω VIN– 1 = –10 Ω VIN+, +10 Ω VIN– 0 = +0 Ω VIN+, –0 Ω VIN– (default) Resistance changes indicate variation of the internal single-ended termination.	

Table 16. IMB_ADJ_A (Imbalance Adjust, Channel A) (continued)

IMB_ADJ_A (Imbalance Adjust, Channel A)				Address: 0x0014	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[3:0]	PHADJ_A[3:0]	Read or write	0000	Analog input phase imbalance correction for channel B 15 = +1.68 pF VIN– ... 9 = +0.48 pF VIN– 8 = +0.24 pF VIN– 7 = +1.68 pF VIN+ ... 2 = +0.48 pF VIN+ 1 = +0.24 pF VIN+ 0 = +0 pF VIN+, +0 pF VIN– (default) Capacitance changes indicate the addition of internal capacitive load on the given pin.	

Table 17. IMB_ADJ_B (Imbalance Adjust, Channel B)

IMB_ADJ_B (Imbalance Adjust, Channel B)				Address: 0x0015	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7]	Reserved	Read or write	0	Reserved and must be written with 0.	
[6:4]	AMPADJ_B[2:0]	Read or write	000	Analog input amplitude imbalance correction for channel B. See description for IMB_ADJ_A.	
[3:0]	PHADJ_B[3:0]	Read or write	0000	Analog input phase imbalance correction for channel B. See description for IMB_ADJ_A.	

Table 18. CDLY_CTRL (Coarse Delay Control)

CDLY_CTRL (Coarse Delay Control)				Address: 0x0019	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7:5]	Reserved	Read or write	000	Reserved and must be written as 000.	
[4]	CDLY_EN	Read or write	0	Coarse sampling clock phase delay enable 0 : Coarse clock delay disabled (default) 1 : Coarse clock delay enabled Coarse delay is not supported when the divide ratio is set to 1 (CLKDIV = 00).	

Table 18. CDLY_CTRL (Coarse Delay Control) (continued)

CDLY_CTRL (Coarse Delay Control)				Address: 0x0019	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[3:0]	CRS_DLY[3:0]	Read or write	0000	Coarse sampling clock phase delay adjust. Adjusts the ADC clock delay in coarse increments. The step size is one-half of the CLKIN input period.	
				Coarse Clock Delay (in units of CLKIN periods)	
				CRS_DLY	CLKDIV = 11 (divide by 8) CLKDIV = 10 (divide by 4) CLKDIV = 01 (divide by 2) CLKDIV = 00 (divide by 1)
				0000 (default)	1 1 1
				0001	1.5 1.5 1.5
				0010	2 2 0
				0011	2.5 2.5 0.5
				0100	3 3
				0101	3.5 3.5
				0110	4 0
				0111	4.5 0.5
				1000	5
				1001	5.5
				1010	6
				1011	6.5
				1100	7
				1101	7.5
				1110	0
				1111	0.5
				Note: - When the setting is 0000 (default), the delay is 1 device clock, not 0. - Do not change the coarse delay when the ADC calibration is running. - The coarse delay adjustment is common to both channel A and B. - Increasing the coarse clock delay increases the delay between the input clock and the sampling instant but decreases the latency between the sampling instant and the transmitted data.	

Table 19. OVR_HOLD (Over-Range Hold)

OVR_HOLD (Over-Range Hold)				Address: 0x003B	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7:2]	Reserved	Read or write	000000	Reserved and must be written as 000000.	
[1:0]	OVR_HOLD[1:0]	Read or Write	00	Over-range hold function. In the event of an input signal larger than the full-scale range, an over-range event occurs and the over-range indicators are asserted. OVR_HOLD determines the amount of time the over-range indicators remain asserted after the input signal has reduced below full-scale. 00 : OVR indicator extended by +0 clock cycles (default) 01 : OVR indicator extended by +3 clock cycles 10 : OVR indicator extended by +7 clock cycles 11 : OVR indicator extended by +15 clock cycles Note: - The unit of clock cycles corresponds to the period of the internal sampling clock. - The over-range indicators also experience a latency from when the over-range signal is sampled to when the indicator is asserted or de-asserted.	

Table 20. OVR_TH (Over-Range Threshold)

OVR_TH (Over-Range Threshold)				Address: 0x003C	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7:0]	OVR_TH[7:0]	Read or write	00000000	Over-range threshold. This field is an unsigned value from 0 to 255. OVR_TH sets the over-range detection thresholds for the ADC. If the 16-bit signed data exceeds the thresholds, then the over-range bit is set. The 16-bit thresholds are $\pm \text{OVR\_TH} \times 128$ codes from the low and high full-scale codes (32767 and –32768 in signed 2s complement). If OVR_TH is 0, then the default threshold is used (full scale).	
				OVR_TH	16-bit Threshold
					2 Complement Offset Binary
				255 (0xFF)	± 32640 65408 / 128 –0.03
				254 (0xFE)	± 32512 65280 / 256 –0.07
				...	
				128 (0x80)	± 16384 49152 / 16,384 –6.02
				...	
				2 (0x02)	± 256 33024 / 32512 –42.14
				1 (0x01)	± 128 32896 / 32640 –48.16
				0 (0x00) (default)	$+32767 / -32768$ 65535 / 0 –0.0

Table 21. DC_MODE (DC Offset Correction Mode)

DC_MODE (DC Offset Correction Mode)				Address: 0x003D	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7:3]	Reserved	Read or write	000000	Reserved and must be written as 00000.	
[2:1]	TC_DC	Read or write	00	DC offset filter time constant. The time constant determines the filter bandwidth of the DC high-pass filter.	
				TC_DC	Time Constant ($F_S = 370 \text{ MSPS}$) 3-dB Bandwidth ($F_S = 370 \text{ MSPS}$) 3-dB Bandwidth (Normalized)
				00	11 μs 14 kHz $37e^{-6} \times F_S$
				01	89 μs 1.8 kHz $4.9e^{-6} \times F_S$
				10	708 μs 224 Hz $605e^{-9} \times F_S$
				11	5.7 ms 28 Hz $76e^{-9} \times F_S$
[0]	DC_EN	Read or Write	0	DC offset correction enable 0 : Disable DC offset correction 1 : Enable DC offset correction	

Table 22. SER_CFG (Serial Lane Transmitter Configuration)

SER_CFG (Serial Lane Transmitter Configuration)				Address: 0x0047	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[7]	Reserved	Read or write	0	Reserved. Must be written as 0.	
[6:4]	VOD[2:0]	Read or write	000	Serial-lane transmitter driver output differential peak-to-peak voltage amplitude. 000 : 0.580 V (default) 001 : 0.680 V 010 : 0.760 V 011 : 0.860 V 100 : 0.960 V 101 : 1.060 V 110 : 1.140 V 111 : 1.240 V Reported voltage values are nominal values at low-lane rates with de-emphasis disabled	
[3]	Reserved	Read or write	0	Reserved and must be written as 0.	

Table 22. SER_CFG (Serial Lane Transmitter Configuration) (continued)

SER_CFG (Serial Lane Transmitter Configuration)				Address: 0x0047	Default: 0x00
Bit	Bit Name	Read or Write	Def	Description	
[2:0]	DEM[2:0]	Read or write	000	Serial lane transmitted de-emphasis.	
				DEM	De-emphasis [dB]
				000	0
				001	–0.4
				010	–1.2
				011	–2.1
				100	–2.8
				101	–3.8
				110	–4.8
				111	–6.8

Table 23. JESD_CTRL1 (JESD Configuration Control 1)

JESD_CTRL1 (JESD Configuration Control 1)				Address: 0x0060	Default: 0x7D
Note: Before altering any parameters in this register, one must set JESD_EN = 0. Changing parameters while JESD_EN = 1 is not supported.					
Bit	Bit Name	Read or Write	Def	Description	
[7]	SCR_EN	Read or write	0	Scrambler enable. 0 : Disabled (default) 1 : Enabled Note: JESD_EN must be set to 0 before altering this field.	
[6:2]	K_M1[4:0]	Read or write	11111	Number of frames per multi-frame, K – 1. The binary values of K_M1 represent the value (K – 1) 00000 : Reserved 00001 : Reserved ... 00111 : Reserved 01000 : K = 9 ... 11111 : K = 32 (default) Note: - In single-lane mode, K must be in the range 9 to 32. Values outside this range are either reserved or may produce unexpected results. - In dual-lane mode, K must be in the range 17 to 32. Values outside this range are either reserved or may produce unexpected results. - JESD_EN must be set to 0 before altering this field.	
[1]	L_M1	Read or write	0	Number of serial lanes used per channel, L – 1. The binary value of L_M1 represents the value (L – 1). 0 : Single-lane mode (L = 1) (default) 1 : Dual-lane mode (L = 2) Note: - If dual-lane mode is selected (L_M1 = 1) then K_M1 must be updated accordingly. - JESD_EN must be set to 0 before altering this field.	
[0]	JESD_EN	Read or write	1	JESD204B link enable. When enabled, the JESD204B link synchronizes and transfers data normally. When the link is disabled, the serial transmitters output a repeating, alternating 01010101 stream. 0 : Disabled 1 : Enabled (default)	

Table 24. JESD_CTRL2 (JESD Configuration Control 2)

JESD_CTRL2 (JESD Configuration Control 2)				Address: 0x0061	Default: 0x00
Note: Before altering any parameters in this register, one must set JESD_EN = 0. Changing parameters while JESD_EN = 1 is not supported.					
Bit	Bit Name	Read or Write	Def	Description	
[7:4]	Reserved	Read or write	0000	Reserved. Must be written as 0000.	
[3:0]	JESD_TEST_MODES[3:0]	Read or write	0000	JESD204B test modes. 0000 : Test mode disabled. Normal operation (default) 0001 : PRBS7 test mode 0010 : PRBS15 test mode 0011 : PRBS23 test mode 0100 : RESERVED 0101 : ILA test mode 0110 : Ramp test mode 0111 : K28.5 test mode 1000 : D21.5 test mode 1001: Logic low test mode (serial outputs held low) 1010: Logic high test mode (serial outputs held high) 1011 – 1111 : Reserved Note: • JESD_EN must be set to 0 before altering this field.	

Table 25. JESD_RSTEP (JESD Ramp Pattern Step)

JESD_RSTEP (JESD Ramp Pattern Step)				Addresses: [0x0063, 0x0062]	Default: [0x00, 0x01]
Bit	Bit Name	Read or Write	Def	Description	
0x0062[7:0]	JESD_RSTEP[7:0]	Read or write	0x01	JESD204B ramp test mode step	
0x0063[7:0]	JESD_RSTEP[15:8]	Read or write	0x00	The binary value JESD_RSTEP[15:0] corresponds to the step of the ramp mode step. A value of 0x0000 is not allowed. Note: JESD_EN must be set to 0 before altering this field.	

Table 26. JESD_STATUS (JESD Link Status)

JESD_STATUS (JESD Link Status)				Address: 0x006C	Default: N/A
Bit	Bit Name	Read or Write	Def	Description	
[7]	Reserved	Read	N/A	Reserved.	
[6]	LINK	Read	N/A	JESD204B link status This bit is set when synchronization is finished, transmission of the ILA sequence is complete, and valid data is being transmitted. 0 : Link not established 1 : Link established and valid data transmitted	
[5]	SYNC	Read	N/A	JESD204B link synchronization request status This bit is cleared when a synchronization request is received at the SYNCb input. 0 : Synchronization request received at the SYNCb input and synchronization is in progress 1 : Synchronization not requested Note: SYNCb must be asserted for at least four local frame clocks before synchronization is initiated. The SYNC status bit reports the status of synchronization, but does not necessarily report the current status of the signal at the SYNCb input.	
[4]	REALIGN	Read or write	N/A	SYSREF re-alignment status This bit is set when a SYSREF event causes a shift in the phase of the internal frame or LMFC clocks. Note: - Write a 1 to REALIGN to clear the bit field to a 0 state. - SYSREF events that do not cause a frame or LMFC clock phase adjustment do not set this register bit. - If CLK_RDY becomes low, this bit is cleared.	

Table 26. JESD_STATUS (JESD Link Status) (continued)

JESD_STATUS (JESD Link Status)				Address: 0x006C	Default: N/A
Bit	Bit Name	Read or Write	Def	Description	
[3]	ALIGN	Read or write	N/A	SYSREF alignment status This bit is set when the ADC has processed a SYSREF event and indicates that the local frame and multi-frame clocks are now based on a SYSREF event. Note: - Write a 1 to ALIGN to clear the bit field to a 0 state. - Rising-edge SYSREF event sets ALIGN bit. - If CLK_RDY becomes low, this bit is cleared.	
[2]	PLL_LOCK	Read	N/A	PLL lock status. This bit is set when the PLL has achieved lock. 0 : PLL unlocked 1 : PLL locked	
[1]	CAL_DONE	Read	N/A	ADC calibration status This bit is set when the ADC calibration is complete. 0 : Calibration currently in progress or not yet completed 1 : Calibration complete Note: - Calibration must complete before SYSREF detection (SYS_EN) can be enabled. - Calibration must complete before the any clock phase delay adjustments are made.	
[0]	CLK_RDY	Read	N/A	Input clock status This bit is set when the ADC is powered-up and detects an active clock signal at the CLKIN input. 0 : CLKIN not detected 1 : CLKIN detected	

Table 27. DATA_CTRL (Output Data Source Control)

DATA_CTRL (Output Data Source Control)				Address: 0x0070	Default: 0x22
Bit	Bit Name	Read or Write	Def	Description	
[7:3]	Reserved	Read or write	00100	Reserved and must be written as 00100	
[2]	TEST_DATA	Read or write	0	ADC test pattern enable When enabled, data from the ADC core is replaced by test pattern data. The pattern is a 16-bit repeating [0, 26280, 0, -26328] sequence (signed 16-bit number) that appears in the FFT spectrum as a tone, centered at $F_S / 4$, and just below the clipping level. 0 : Disabled ADC test pattern (default) 1 : Enable ADC test pattern Note: The ADC test pattern function is independent from the test patterns outlined in the JESD_CTRL2 register. The TEST_DATA bit enables a test pattern at the ADC core output, prior to entering the JESD204B core. The JESD_TEST_MODES field enables test patterns within the transport and link layers of the JESD204B core.	
[1]	Reserved	Read or write	1	Reserved and must be written as 1	
[0]	Reserved	Read or write	0	Reserved and must be written as 0	

9 Application and Implementation

9.1 Application Information

9.1.1 Analog Input Considerations

9.1.1.1 Differential Analog Inputs and Full Scale Range

The ADC16DX370 device has two channels, each with a pair of analog signal input pins: VINA+, VINA– for channel A and VINB+, VINB– for channel B. VIN, the input differential signal for a channel, is defined as $VIN = (VIN+) - (VIN-)$. Table 28 shows the expected input signal range when the differential signal swings about the input common mode, VCM. The full-scale differential peak-to-peak input range is equal to twice the internal reference voltage, VREF. Nominally, the full scale range is 1.7 Vpp-diff, therefore the maximum peak-to-peak single-ended voltage is 0.85 Vpp at each of the VIN+ and VIN– pins.

The single-ended signals must be opposite in polarity relative to the VCM voltage to provide a purely differential signal, otherwise the common-mode component may be rejected by the ADC input. Table 28 indicates the input to output relationship of the ADC16DX370 device where $V_{REF} = 0.85$ V. Differential signals with amplitude or phase imbalances result in lower system performance compared to perfectly balanced signals. Imbalances in signal path circuits lead to differential-to-common-mode signal conversion and differential signal amplitude loss as shown in Figure 37. This deviation or imbalance directly causes a reduction in the signal amplitude and may also lead to distortion, particularly even order harmonic distortion, as the signal propagates through the signal path. The differential imbalance correction feature of the ADC16DX370 device helps to correct amplitude or phase errors in the signal.

Table 28. Mapping of the Analog Input Full Scale Range to Digital Codes

VIN+	VIN–	2s Complement Output	Binary Output	Note
$V_{CM} - V_{REF} / 2$	$V_{CM} + V_{REF} / 2$	1000 0000 0000 0000	0000 0000 0000 0000	Negative full-scale
$V_{CM} - V_{REF} / 4$	$V_{CM} + V_{REF} / 4$	1100 0000 0000 0000	0100 0000 0000 0000	
V_{CM}	V_{CM}	0000 0000 0000 0000	1000 0000 0000 0000	Mid-scale
$V_{CM} + V_{REF} / 4$	$V_{CM} - V_{REF} / 4$	0100 0000 0000 0000	1100 0000 0000 0000	
$V_{CM} + V_{REF} / 2$	$V_{CM} - V_{REF} / 2$	0111 1111 1111 1111	1111 1111 1111 1111	Positive full-scale




Figure 37. Differential Signal Waveform and Signal Imbalance

9.1.1.2 Analog Input Network Model

Matching the impedance of the driving circuit to the input impedance of the ADC can be important for low distortion performance and a flat gain response through the network across frequency. In very broadband applications or lowpass applications, the ADC driving network must have very low impedance with a small termination resistor at the ADC input to maximize the bandwidth and minimize the bandwidth limitation posed by the capacitive load of the ADC input. In bandpass applications, a designer may either design the anti-aliasing filter to match to the complex impedance of the ADC input at the desired intermediate frequency, or consider the resistive part of the ADC input to be part of the resistive termination of the filter and the capacitive part of the ADC input to be part of the filter itself. The capacitive load of the ADC input can be easily absorbed into most LC bandpass filter designs with a final shunt LC tank stage.

The analog input circuit of the ADC16DX370 device is a buffered input with an internal differential termination. Compared to an ADC with a switched-capacitor input sampling network that has an input impedance that varies with time, the ADC16DX370 device provides a constant input impedance that simplifies the interface design joining the ADC and ADC driver. A simplified passive model of the ADC input network is shown in [Figure 38](#) that includes the termination resistance, input capacitance, parasitic bond-wire inductance, and routing parasitics.




Figure 38. Simplified Analog Input Network Circuit Model

A more accurate load model is described by the measured differential SDD11 (100-Ω) parameter model. A plot of the differential impedance derived from the model is shown on the Smith chart of [Figure 39](#). The model includes the internal 200-Ω resistive termination, the capacitive loading of the input buffer, and stray parasitic impedances like bond wire inductance and signal routing coupling. The S11_diff model may be used to back-calculate the impedance of the ADC input at a frequency of interest.




Figure 39. Measured Differential Impedance of Analog Input Network on a Smith Chart (100 Ω)

9.1.1.3 Input Bandwidth

The input bandwidth of the ADC16DX370 device is defined here as the frequency at which the fundamental amplitude of the sampled data deviates by 3 dB, compared to the amplitude at low frequencies, for a low-impedance input sinusoidal signal with constant voltage amplitude at the VIN+ and VIN– input pins. The voltage frequency response is shown in Figure 40.

The peaking in the frequency response is caused by the resonance between the package bond wires and input capacitance as well as a parasitic 0.5-nH series trace inductance leading to the device pins. This peaking is typically made insignificant by the stop-band of an anti-aliasing filter that precedes the ADC input. For broadband applications, 10- Ω resistors may be put in series with the VIN+ and VIN– input pins. This extra resistance flattens out the frequency response at the cost of adding some attenuation in the signal path. The additional series resistance also accordingly modifies the measured SDD11 looking into the analog input.




Figure 40. Measured Input Voltage Frequency Response

9.1.1.4 Driving the Analog Input

The ADC16DX370 device analog input may be driven by a number of methods depending on the end application. The most important design aspects to consider when designing the ADC voltage driver network are signal coupling, impedance matching, differential signal balance, anti-alias filtering, and signal level.

An analog signal is AC or DC coupled to the ADC depending on whether signal frequencies near DC must be sampled. DC coupling requires tight control of the output common-mode of the ADC driver to match the input common-mode of the ADC input. In the case of DC coupling, the biases at pins VCMA and VCMB may be used as references to establish the driver output common-mode, but the load cannot source or sink more current than what is specified in the electrical parameters. AC coupling does not require strict common-mode control of the driver and is typically achieved using AC coupling capacitors or a flux-coupled transformer. AC coupling capacitors should be chosen to have 0.1- Ω impedance or less over the frequency band of interest. LC filter designs may be customized to achieve either AC or DC coupling.

The internal input network of the ADC16DX370 device has the common-mode voltage bias provided through internal shunt termination resistors, as shown in [Figure 38](#). TI also recommends providing the common-mode reference externally from the VCMA and VCMB pins, through external termination resistors. VCMA is used exclusively for channel A and is independent from VCMB.

Impedance matching in high speed signal paths using an ADC is dictated by the characteristic impedance of interconnects and by the design of anti-aliasing filters. Matching the source to the load termination is critical to ensure maximum power transfer to the load and to maintain gain flatness across the desired frequency band. In applications with signal transmission lengths greater than 10% of the smallest signal wavelength (0.1 λ), matching is also desirable to avoid signal reflections and other transmission line effects. Applications that require high order anti-aliasing filters designs, including LC bandpass filters, require an expected source and load termination to guarantee the passband bandwidth and ripple of the filter design. The recommended range of the ADC driver source termination and ADC load termination is from 50- to 200- Ω differential. The ADC16DX370 device has an internal differential load termination, but additional termination resistance may be added at the ADC input pins to adjust the total termination. The load termination at the ADC input presents a system-level design tradeoff. Better 2nd order distortion performance (HD2, IMD2) is achieved by the ADC using a lower load termination resistance, but the ADC driver must have a higher drive strength and linearity to drive the lower impedance. Choosing a 100- Ω total load termination is a reasonable balance between these opposing requirements.

Differential signal balance is important to achieve high distortion performance, particularly even order distortion (HD2, HD4). Circuits such as transformers and filters in the signal path between the signal source and ADC can disrupt the amplitude and phase balance of the differential signal before reaching the ADC input due to component tolerances or parasitic mismatches between the two parallel paths of the differential signal. The amplitude mismatch in the differential path should be less than ± 0.4 dB and the phase mismatch should be less than $\pm 2^\circ$ to achieve a high level of HD2 performance. In the case that this imbalance is exceeded, the input balance correction may be used to re-balance the signal and improve the performance. Driving the ADC16DX370 device with a single-ended signal is not supported due to the tight restriction on the ADC input common-mode to maintain good distortion performance.

Converting a single-ended signal to a differential signal may be performed by an ADC driver or transformer. The advantages of the ADC driver over a transformer include configurable gain, isolation from previous stages of analog signal processing, and superior differential signal balancing. The advantages of using a transformer include no additional power consumption and little additional noise or distortion.

[Figure 41](#) is an example of driving the ADC input with a cascaded transformer configuration. The cascaded transformer configuration provides a high degree of differential signal balancing, the series 0.1- μ F capacitors provide AC coupling, and the additional 33- Ω termination resistors provide a total differential load termination of 50 Ω . When additional termination resistors are added to change the ADC load termination, shunt terminations to the VCM reference are recommended to reduce common-mode fluctuations or sources of common-mode interference. A differential termination may be used if these sources of common-mode interference are minimal. In either case, the additional termination components must be placed as close to the ADC pins as possible. The MABA007159 transmission-line transformer from this example is widely available and results in good differential balance, although improved balance may be achieved using the rarer MABACT0040 transformer. Shunt capacitors at the ADC input, used to suppress the charge kickback of an ADC with switched-capacitor inputs, are not required for this purpose because the buffered input of the ADC16DX370 device does not kickback a significant amount of charge.

The insertion loss between an ADC driver and the ADC input is important because the driver must overcome the insertion loss of the connecting network to drive the ADC to full-scale and achieve the best SNR. Minimizing the loss through the network reduces the output swing and distortion requirements of the driver and usually translates to a system-level power savings in the driver. This can be accomplished by selecting transformers or filter designs with low insertion loss. Some filter designs may employ reduced source terminations or impedance conversions to minimize loss. Many designs require the use of high-Q inductors and capacitors to achieve an expected passband flatness and profile.




Figure 41. Transformer Input Network


Sampling theory states that if a signal with frequency f_{IN} is sampled at a rate less than $2 \times f_{IN}$, then it experiences aliasing, causing the signal to fall at a new frequency between 0 and $F_S / 2$ and become indistinguishable from other signals at that new frequency.

To prevent out-of-band interference from aliasing onto a desired signal at a particular frequency, an anti-aliasing filter is required at the ADC input to attenuate the interference to a level below the level of the desired signal. This is accomplished by a lowpass filter in systems with desired signals from DC to $F_S / 2$ or with a bandpass filter in systems with desired signals greater than $F_S / 2$ (under-sampled signals). If an appropriate anti-aliasing filter is not included in the system design, the system may suffer from reduced dynamic range due to additional noise and distortion that aliases into the frequency bandwidth of interest.


An anti-aliasing filter is required in front of the ADC input in most applications to attenuate noise and distortion at frequencies that alias into any important frequency band of interest during the sampling process. An anti-aliasing filter is typically a LC lowpass or bandpass filter with low insertion loss. The bandwidth of the filter is typically designed to be less than $F_S / 2$ to allow room for the filter transition band. Figure 42 is an example architecture of a 9 pole order LC bandpass anti-aliasing filter with added transmission zeros that can achieve a tight filtering profile for second Nyquist zone under-sampling applications.

Maximizing the distortion performance of this device requires the avoidance of driving circuits that are mostly capacitive at frequencies near and above the sampling rate. At these frequencies, the performance is maximized by ensuring the driving circuit is high impedance or mostly resistive (real impedance). Driving circuits with highly capacitive source impedances (negative source reactance) at these frequencies can cause resonance with the interface, leading to sub-optimal distortion performance. In the case of bandpass LC anti-aliasing filters, the impedance looking into the filter output is recommended to be high impedance or real at frequencies near and above the sampling rate such as the filter shown in Figure 42. Capacitors placed directly at the ADC input used as bandwidth limiters or as part of a filter's final stage LC tank are not recommended.

Applications that use lumped reactive components (capacitors, inductors) in the interface to the ADC are recommended to have a small series resistor at the ADC input, also shown in Figure 42. Place these resistors close to the device pins, between the external termination resistors and the device pins. A value of 5 Ω is sufficient for most applications, though TI recommends 10 Ω for applications where the lumped differential capacitance at the ADC input is unavoidable and greater than 2 pF.


Figure 42. Bandpass Filter Anti-Aliasing Interface

DC coupling to the analog input is also possible but the input common-mode must be tightly controlled for guaranteed performance. The driver device must have an output common-mode that matches the input common-mode of the ADC16DX370 device and the driver must track the VCM output from the ADC16DX370 device, as shown in the example DC coupled interface of [Figure 43](#) because the input common-mode varies with temperature. The common-mode path from the VCM output, through the driver device, back to the ADC16DX370 device input, and through a common-mode detector inside the ADC16DX370 device forms a closed tracking loop that will correct common-mode offset contributed by the driver device but the loop must be stable to ensure correct performance. The loop requires the large, 10-μF capacitor at the VCM output to establish the dominant pole for stability and the driver device must reliably track the VCM output voltage bias. The current drive strength and voltage swing of the VCM output bias limits the correctable amount of common-mode offset.


Figure 43. DC Coupled Interface

9.1.1.5 Clipping and Over-Range

The ADC16DX370 device has two regions of signal clipping: code clipping (over-range) and ESD clipping. When the input signal amplitude exceeds the full-scale reference range, code clipping occurs during which the digital output codes saturate. If the signal amplitude increases beyond the absolute maximum rating of the analog inputs, ESD clipping occurs due to the activation of ESD diodes.

The thresholds of the indicators are programmable via the SPI. An over-range hold feature is also available to extend the time duration of the indicator longer than the over-range event itself to accommodate the case that a device monitoring the OVRA and OVRB outputs cannot process at the rate of the ADC sampling clock.

TI does not recommend ESD clipping and activation of the ESD diodes at the analog input, which may damage or shorten the life of the device. This clipping may be avoided by selecting an ADC driver with an appropriate saturating output voltage, by placing insertion loss between the driver and ADC, by limiting the maximum amplitude earlier in the signal path at the system level, or by using a dedicated differential signal limiting device such as back-to-back diodes. Any signal swing limiting device must be chosen carefully to prevent added distortion to the signal.

9.1.2 CLKIN, SYSREF, and SYNCb Input Considerations

Clocking the ADC16DX370 device shares many common concepts and system design requirements with previously released ADC products, but the JESD204B supported architecture adds another layer of complexity to clocking at the system level. A SYSREF signal accompanies the device clock to provide phase alignment information for the output data serializer (as well as for the sampling instant when the clock divider is enabled) to ensure that the latency through the JESD204B link is always known and does not vary, a concept called deterministic latency. To ensure deterministic latency, the SYSREF signal must meet setup and hold requirements relative to CLKIN and the design of the clocking interfaces require close attention. As with other ADCs, the quality of the clock signal also influences the noise and spurious performance of the device.

9.1.2.1 Driving the CLKIN+ and CLKIN– Input

The CLKIN input circuit is composed of a differential receiver and an internal 100-Ω termination to a weakly driven common-mode of 0.55 V. TI recommends AC coupling to the CLKIN input with 0.1-μF external capacitors to maintain the optimal common-mode biasing. Figure 44 shows the CLKIN receiver circuit and an example AC coupled interface.




Figure 44. Driving the CLKIN Input With an AC Coupled Interface

DC coupling is allowed as long as the input common-mode range requirements are satisfied. The input common-mode of the CLKIN input is not compatible with many common signaling standards like LVDS and LVPECL. Therefore, the CLKIN signal driver common-mode must be customized at the transmitter or adjusted along the interface. Figure 45 shows an example DC coupled interface that uses a resistor divider network to reduce the common-mode while maintaining a 100-Ω total termination at the load. Design equations are provided with example values to determine the resistor values.




Figure 45. Driving the CLKIN Input With an Example DC Coupled Interface

The CLKIN input supports any type of standard signaling that meets the input signal swing and common-mode range requirements with an appropriate interface. Generic differential sinusoidal or square-wave clock signals are also supported. TI does not recommend driving the CLKIN input single-ended. The differential lane trace on the PCB should be designed to be a controlled 100 Ω and protected from noise sources or other signals.

9.1.2.2 Clock Noise and Edge Rate

Noise added to the sampling clock path of the ADC degrades the SNR performance of the system. This noise may include broadband noise added by the ADC clock receiver inside the ADC device but may also include broadband and in-close phase noise added by the clock generator and any other devices leading to the CLKIN input. The theoretical SNR performance limit of the ADC16DX370 device as a result of clock noise for a given input frequency is shown in Figure 46 for a full scale input signal and different values of total jitter.




Figure 46. SNR Limit Due to Jitter of Sampling Clock With a Full-Scale Input Signal

The differential clock receiver of the ADC16DX370 device has a very-low noise floor and wide bandwidth. The wide band clock noise of the receiver, also referred to as the additive jitter, modulates the sampling instant and adds the noise to the signal. At the sampling instant, the added broadband noise appears in the first Nyquist zone at the ADC output to degrade the noise performance. Minimizing the additive jitter requires a sampling clock with a steep edge rate at the zero crossing. Reduced edge rate increases the additive jitter. For clock signals with a differential swing of 100 mV or greater, the additive clock Figure 47 shows the SNR performance (integrated within a 100-MHz bandwidth) of the ADC16DX370 device for a range of clock transition slopes.




Figure 47. SNR (in 100-MHz Bandwidth) vs Input Clock Edge Rate

Noise added to the sampling clock by devices leading up to the ADC clock input also directly affects the noise performance of the system. In-close phase noise is typically dominated by the performance of the clock reference and phase-locked loop (PLL) that generates the clock and limits the sensitivity of the sampling system at desired frequencies offset 100 Hz to 10 MHz away from a large blocking signal. Little can be done to improve the in-close phase noise performance without the use of an additional PLL. Broadband noise added in the clock path limits the sensitivity of the whole spectrum and may be improved by using lower noise devices or by inserting a band-pass filter (BPF) with a narrow pass band and low insertion loss to the clock input signal path. Adding a BPF limits the transition rate of the clock, thereby creating a trade-off between the additive jitter added by the ADC clock receiver and the broadband noise added by the devices that drive the clock input.

Additional noise may couple to the clock path through power supplies. Take care to provide a very-low noise power supply and isolated supply return path to minimize noise added to the supply. Spurious noise added to the clock path results in symmetrical, modulated spurs around large input signals. These spurs have a constant magnitude in units of dB relative to the input signal amplitude or carrier, [dBc].

9.1.2.3 Driving the SYSREF Input

The SYSREF input interface circuit is composed of the differential receiver, internal common-mode bias, SYSREF offset feature, and SYSREF detection feature.

A high impedance (10-k Ω) reference biases the input common-mode through internal 1-k Ω termination resistors. The bias voltage is similar to the CLKIN input common-mode bias, but the internal differential termination is different. The SYSREF input requires an external 100- Ω termination. A network of resistors and switches are included at the input interface to provide a programmable DC offset, referred to as the SYSREF offset feature. This feature is configurable through the SPI and may be used to force a voltage offset at the SYSREF input in the absence of an active SYSREF signal. Following the receiver, an AND gate provides a method for detecting or ignoring incoming SYSREF events.

The timing relationship between the CLKIN and SYSREF signal is very stringent in a JESD204B system. Therefore, the signal path network of the CLKIN and SYSREF signals must be as similar as possible to ensure that the signal relationship is maintained from the launch of the signal, through their respective channels to the CLKIN and SYSREF input receivers.

TI recommends AC coupling for the SYSREF interface as shown in Figure 48. This network closely resembles the AC coupled interface of the CLKIN input shown in Figure 44 with the exception of the 100- Ω termination resistor on the source side of the AC coupling capacitors. This resistor is intentionally placed on the source side of the AC coupling capacitors, so that the termination does not interfere with the DC biasing capabilities of the SYSREF offset feature. In the case of AC coupling, the coupling capacitors of both the CLKIN and SYSREF interfaces, as well as the SYSREF termination resistor, must be placed as close as possible to the pins of the ADC16DX370 device.




Figure 48. SYSREF Input Receiver and AC Coupled Interface

DC coupling of the SYSREF interface is possible, but not recommended. DC coupling allows all possible SYSREF signaling types to be used without the use of the SYSREF offset feature, but it has strict common-mode range requirements. The example DC coupled configuration of Figure 49 uses the same technique for the CLKIN example DC coupled interface and also includes the 100- Ω external termination. A drawback of the example DC coupled interface is that the resistor divider draws a constant DC current that must be sourced by the SYSREF transmitter.




Figure 49. Example DC Coupling to the SYSREF Input

9.1.2.4 SYSREF Signaling

The SYSREF input may be driven by a number of different types of signals. The supported signal types, shown in Figure 50 (in single-ended form), include periodic, gapped periodic, and one-shot signals. The rising edge of the SYSREF signal is used as a reference to align the internal frame clock and local multi-frame clock (LMFC). To ensure proper alignment of these system clocks, the SYSREF signal must be generated along with the CLKIN signal such that the SYSREF rising edge meets the setup and hold requirements relative to the CLKIN at the ADC16DX370 device inputs.

For each rising clock edge that is detected at the SYSREF input, the ADC16DX370 device compares the current alignment of the internal frame and LMFC with the SYSREF edge and determines if the internal clocks must be re-aligned. In the case that no alignment is needed, the clocks maintain their current alignment and the JESD204B data link is not broken. In the case that re-alignment is needed, the JESD204B data link is broken and the clocks are re-aligned.




Figure 50. SYSREF Signal Types (Single-Ended Representations)

In the case of a periodic SYSREF signal, the frame and LMFC alignment is established at the first rising edge of SYSREF, and every subsequent rising edge (that properly meets setup and hold requirements) is ignored because the alignment has already been established. A periodic SYSREF must have a period equal to $n \times K / F_S$ where ' F_S ' is the sampling rate, ' K ' is the JESD204B configuration parameter indicating the number of frames per multi-frame, and ' n ' is an integer of one or greater. The duty cycle of the SYSREF signal should be greater than $2 / K$ but less than $(K - 2) / K$.

Gapped-period signals contain bursts of pulses. The frame and LMFC alignments are established on the first rising edge of the pulse burst. The rising edges within the pulse burst must be spaced apart by $n \times K / F_S$ seconds, similar to the periodic SYSREF signal. Any rising edge that does not abide by this rule or does not meet the setup and hold requirements forces re-alignment of the clocks. The duty cycle requirements are the same as the periodic signal type.

A one-shot signal contains a single rising edge that establishes the frame and LMFC alignment. The single pulse duration must be $2 \times T_{FRAME}$ or greater.

TI recommends gapped-periodic or one-shot signals for most applications because the SYSREF signal is not active during normal sampling operation. Periodic signals that toggle constantly introduce spurs into the signal spectrum that degrade the sensitivity of the system.

9.1.2.5 SYSREF Timing

The SYSREF timing requirements depend on whether deterministic latency of the JESD204B link is required.

If deterministic latency is required, then the SYSREF signal must meet setup and hold requirements relative to the CLKIN signal. In the case that the internal CLKIN divider is used and a very high-speed signal is provided to the CLKIN input, the SYSREF signal must meet setup and hold requirements relative to the very high-speed signal at the CLKIN input.

If deterministic latency is not required, then the SYSREF signal may be supplied as an asynchronous signal (possibly achieving $< \pm 2$ frame clock cycles latency variation) or not provided at all (resulting in latency variation as large as the multi-frame period).

9.1.2.6 Effectively Using the SYSREF Offset and Detection Gate Features

Selecting the proper settings for the SYSREF offset feature depends on the condition of SYSREF in the idle state and the type of SYSREF signal being transmitted. Table 29 describes the possible SYSREF idle cases and the corresponding SYSREF offset to apply.

TI recommends the use of the SYSREF detection gate for most applications. The gate is enabled when SYSREF is being transmitted and the gate is disabled before the SYSREF transmitter is put in the idle state. Although the SYSREF offset feature does not support situations where the SYSREF transmitter is in a 0 V or Hi-Z common-mode condition during the idle state, the SYSREF gate can be used to ignore the SYSREF input during those conditions. In those cases, time is required to dissipate the voltage build-up on the AC coupling capacitors when the SYSREF returns to an active state.

Enabling the SYSREF gate immediately sends a logic signal to a logic block responsible for aligning the internal frame clock and LMFC. If the signal at the SYSREF input is logic high when the gate is enabled, then a "false" rising edge event causes a re-alignment of the internal clocks, despite the fact that the event is not an actual SYSREF rising edge. The SYSREF rising edge following the gate enable then causes a subsequent re-alignment with the desired alignment.

TI highly recommends the SYSREF clocking schemes described in Table 30.

Table 29. SYSREF Offset Feature Usage Cases

SYSREF Signal Type	SYSREF Idle V_{OD} at TX	SYSREF Idle Common-Mode (V_{IS}) at the Transmitter	SYSREF Offset Feature Setting
Periodic	N/A	N/A	0 mV
Gapped-periodic or One-shot	= 0	V_{IS} same during idle and non-idle states	0 mV
	> 0 (logic high)	V_{IS} same during idle and non-idle states	400 mV
	< 0 (logic low)	V_{IS} same during idle and non-idle states	–400 mV
Any	0	0	SYSREF offset feature does not support these cases
	Hi-Z	Hi-Z	

Table 30. Recommended SYSREF Clocking Schemes

Coupling	SYSREF Type	SYSREF at TX During Idle State	SYSREF Rx Offset Setting	SYSREF Detection Gate
AC Coupled	One-shot or gapped-periodic ⁽¹⁾	V_{OD} logic low, V_{IS} does not change during idle	–400 mV at all times	Disabled during SYSREF idle, enabled during LMFC alignment
DC Coupled	One-shot or gapped-periodic	V_{OD} either logic state, V_{IS} does not change during idle	0 mV at all times	Disabled during SYSREF idle, enabled during LMFC alignment

(1) A gapped-periodic signal used in this recommended clocking scheme must have a pulse train duration of less than the RC time constant where $R = 50 \, \Omega$ and C is the value of the AC coupling capacitor. Using a 0.1- μ F capacitor, the pulse train should be less than 5 μ s.

9.1.2.7 Driving the SYNCb Input

The SYNCb input is part of the JESD204B interface and is used to send synchronization requests from the serial data receiver to the transmitter, the ADC16DX370 device. The SYNCb signal, quantified as the (SYNCb+ – SYNCb–), is a differential active low signal. In the case of the ADC16DX370 device, a JESD204B subclass 1 device, a SYNCb assertion (logic low) indicates a request for synchronization by the receiver.

The SYNCb input is a differential receiver as shown in Figure 51. Resistors provide an internal 100-Ω differential termination as well as a voltage divider circuit that gives the SYNCb receiver a wide input common-mode range. The SYNCb signal must be DC coupled from the driver to the SYNCb inputs; therefore, the wide common-mode range allows the use of many different logic standards including LVDS and LVPECL. No additional external components are needed for the SYNCb signal path as shown in the interface circuit of Figure 51, but providing an electrical probing site is recommended for system debug.




Figure 51. SYNCb Input Receiver and Interface

The SYNCb input is an asynchronous input and does not have sub-clock-cycle setup and hold requirements relative to the CLKIN or any other input to the ADC16DX370 device. The SYNCb input also does not have setup and hold requirements relative to the frame and LMFC system clocks unless the delay through the JESD204B link is longer than a multi-frame. A design that has link delay greater than a multi-frame does not strictly follow the standard rules for achieving deterministic latency, but may be required in many applications and may still achieve deterministic latency. In this case, it is important to de-assert SYNCb within the window of the desired multi-frame period.

9.1.3 Output Serial Interface Considerations

9.1.3.1 Output Serial-Lane Interface

The output high speed serial lanes must be AC coupled to the receiving device with 0.01-μF capacitors as shown in Figure 52. DC coupling to the receiving device is not supported. The lane channel on the PCB must be a 100-Ω differential transmission line with dominant coupling between the differential traces instead of to adjacent layers. The lane must terminate at a 100-Ω termination inside the receiving device. Avoid changing the direction of the channel traces abruptly at angles larger than 45°.




Figure 52. High-Speed Serial-Lane Interface

The recommended spacing between serial lanes is 3× the differential line spacing or greater. High speed serial lanes should be routed on top of or below adjacent, quiet ground planes to provide shielding. TI recommends that other high speed signal traces do not cross the serial lanes on adjacent PCB layers. If absolutely necessary, crossing should occur at a 90° angle with the trajectory of the serial lane to minimize coupling.

The integrity of the data transfer from the transmitter to receiver is limited by the accuracy of the lane impedance and the attenuation as the signal travels down the lane. Inaccurate or varying impedance and frequency dependent attenuation results in increased ISI (part of deterministic jitter) and reduced signal-to-noise ratio, which limits the ability of the receiver to accurately recover the data.

Two features are provided in the ADC16DX370 device serial transmitters to compensate attenuation and ISI caused by the serial lane: voltage swing control (VOD) and de-emphasis (DEM).

9.1.3.2 Voltage Swing and De-Emphasis Optimization

Voltage swing control (VOD) compensates for attenuation across all frequencies through the channel at the expense of power consumption. Increasing the voltage swing increases the power consumption. De-emphasis (DEM) compensates for the frequency dependent attenuation of the channel but results in attenuation at lower frequencies. The voltage swing control and de-emphasis feature may be used together to optimally compensate for attenuation effects of the channel.

The frequency response of the PCB channel is typically lowpass with more attenuation occurring at higher frequencies. The de-emphasis implemented in the ADC16DX370 device is a form of linear, continuous-time equalization that shapes the signal at the transmitter into a high-pass response to counteract the low-pass response of the channel. The de-emphasis setting should be selected such that the equalizer's frequency response is the inverse of the channel's response. Therefore, transferring data at the highest speeds over long channel lengths requires knowledge of the channel characteristics.

Optimization of the de-emphasis and voltage swing settings is only necessary if the ISI and losses caused by the channel are too great for reception at the desired bit rate. Many applications will perform with an adequate BER using the default settings.

9.1.3.3 Minimizing EMI

High data-transfer rates have the potential to emit radiation. EMI may be minimized using the following techniques:

- Use differential stripline channels on inner layer sandwiched between ground layers instead of routing microstrip pairs on the top layer.
- Avoid routing lanes near the edges of boards.
- Enable data scrambling to spread the frequency content of the transmitted data.
- If the serial lane must travel through an interconnect, choose a connector with good differential pair channels and shielding.
- Ensure lanes are designed with an accurate, 100-Ω characteristic impedance and provide accurate 100-Ω terminations inside the receiving device.

9.1.4 JESD204B System Considerations

9.1.4.1 Frame and LMFC Clock Alignment Procedure

Frame and LMFC clocks are generated inside the ADC16DX370 device and are used to properly align the phase of the serial data leaving the device. The phases of the frame and multi-frame clocks are determined by the frame alignment step for JESD204B link initialization as shown in [Figure 34](#). These clocks are not accessible outside the device. The frequencies of the frame and LMFC must be equal to the frame and LMFC of the device receiving the serial data.

When the ADC16DX370 device is powered-up, the internal frame and local multi-frame clocks initially assume a default phase alignment. To ensure determinist latency through the JESD204B link, the frame and LMFC clocks of the ADC16DX370 device must be aligned in the system. Perform the following steps to align the ADC16DX370 device clocks:

1. Enable the SYSREF signal driver. See [SYSREF Signaling](#) for more information.
2. Configure the SYSREF offset feature appropriately based on the SYSREF signal and channel. See [Effectively Using the SYSREF Offset and Detection Gate Features](#) for more information.
3. Enable detection of the SYSREF signal at the ADC16DX370 device by enabling the SYSREF detection gate.
4. Apply the desired SYSREF signal at the ADC16DX370 device SYSREF input.
5. Disable detection of the SYSREF signal by disabling the SYSREF gate.

6. Configure the SYSREF driver into its idle state.

9.1.4.2 Link Interruption

The internal frame and multi-frame clocks must be stable to maintain the JESD204B link. The ADC16DX370 is designed to maintain the JESD204B link in most conditions but some features interrupt the internal clocks and break the link.

The following actions cause a break in the JESD204B link:

- The ADC16DX370 device is configured into power-down mode or sleep mode
- The ADC16DX370 device CLKIN clock divider setting is changed
- The serial data receiver performs a synchronization request
- The ADC16DX370 device detects a SYSREF assertion that is not aligned with the internal frame or multi-frame clocks
- The CLKIN input is interrupted
- Power to the device is interrupted

The following actions do not cause a change in clock alignment nor break the JESD204B link:

- The sampling clock phase adjustment settings of the ADC16DX370 device are changed.
- The ambient temperature or operating voltages are varied across the ranges specified in the normal operating conditions.
- The ADC16DX370 device detects a SYSREF assertion that is aligned with the internal frame and multi-frame clocks.

9.1.4.3 Synchronization Requests and SYNCb Alignment in Multi-Device Systems

When a JESD204B link must be established, the transmitting and receiving devices must perform the process described in [JESD204B Link Initialization](#) to establish the link. Part of the process is the synchronization request, performed by asserting the SYNCb signal. The alignment of the SYNCb assertion with respect to other clocks in the system is not important unless the total link delay is greater than a multi-frame period. If the total link delay is greater than a multi-frame period, then the SYNCb signal at one device must be de-asserted in the same multi-frame period as the other devices in the system.

9.1.4.4 Clock Configuration Examples

The features provided in the ADC16DX370 device allow for a number of clock and JESD204B link configurations. These examples in [Table 31](#) show some common implementations and may be used as a starting point for a more customized implementation.

Table 31. Example ADC16DX370 Clock Configurations

Parameter	Example 1	Example 2	Example 3
CLKIN frequency	370 MHz	1480 MHz	2000 MHz
CLKIN divider	1	4	8
Sampling rate	370 MSPS	370 MSPS	370 MSPS
K (Frames per multi-frame)	20	32	16
LMFC Frequency	18.5 MHz	11.5625 MHz	15.625 MHz
SYSREF Frequency ⁽¹⁾	18.5 MHz	11.5625 MHz	15.625 MHz
Dual-lane serial bit rate (L = 2)	3.7 Gb/s	3.7 Gb/s	L = 2 does not support K < 17
Single-lane serial bit rate (L = 1)	7.4 Gb/s	7.4 Gb/s	5 Gb/s

(1) The SYSREF frequency for a continuous SYSREF signal can be the indicated frequency f_{LMFC} or integer sub-harmonic such as $f_{LMFC} / 2$, $f_{LMFC} / 3$, and so forth. Gapped-periodic SYSREF signals should have pulses spaced by the associated periods $1 / f_{LMFC}$, $2 / f_{LMFC}$, $3 / f_{LMFC}$, and so forth.

9.1.4.5 Configuring the JESD204B Receiver

The ASIC or FPGA device that receives the JESD204B data from the ADC16DX370 device must be configured properly to interpret the serial stream. Table 4 describes the JESD204B parameter information transmitted during the ILA sequence and may be used to dynamically configure the receiving device. Due to the various arrangements of output data across different operational modes, some parameters (N, N', CS, CF) do not always reflect the data properties in all modes. Therefore, the ILA information does not completely describe the data output from the ADC16DX370 device in all modes.

9.1.5 SPI

Figure 53 demonstrates a typical circuit to interface the ADC16DX370 device to a SPI master using a shared SPI bus. The 4-wire interface (SCLK, SDI, SDO, CSb) is compatible with 1.2-, 1.8-, 2.5-, or 3.0-V logic. The input pins (SCLK, SDI, CSb) use thick-oxide devices to tolerate 3.0-V logic although the input threshold levels are relative to 1.2-V logic. A low-capacitance protection diode may also be added with the anode connected to the SDO output and the cathode connected to the desired voltage supply to prevent an accidental pre-configured read command from causing damage.




Figure 53. Typical SPI Application

9.2 Typical Application

The ADC16DX370 device is architected to fit seamlessly into most high intermediate frequency (IF) receiver applications where low noise and low distortion are required. An example block diagram is shown in Figure 54 where the ADC16DX370 device is used in the receive path as well as the transmitter observation path to accommodate digital pre-distortion. The 370-MHz sampling rate provides enough spectrum bandwidth and performance to support the newest cellular standards like LTE as well as the mature multi-carrier standards like GSM and UMTS with 100 MHz of bandwidth. The device supports diversity and MIMO architectures and multi-band receivers. The back-end JESD204B interface reduces the space required to transfer data and provides a standard interface that can migrate to future generations of products, making it optimal for highly-channelized applications.

ADC16DX370

SNVSA18C – APRIL 2014 – REVISED AUGUST 2014

www.ti.com

Typical Application (continued)




Figure 54. High IF Receiver and Transmitter With Digital Pre-Distortion Path

Typical Application (continued)

9.2.1 High-IF Sampling Receiver




Figure 55. Typical Circuit Implementation

9.2.1.1 Design Requirements

The following are example design requirements expected of the ADC in a typical high-IF, 100-MHz bandwidth receiver, and is met by the ADC16DX370 device:

Table 32. Example Design Requirements for a High-IF Application

Specification	Example Design Requirement ⁽¹⁾	ADC16DX370 Capability
Sampling rate	> 350-MSPS to allow 100-MHz unaliased bandwidth	Up to 370-MSPS
Input bandwidth	> 400-MHz, 1-dB flatness	500-MHz, 1dB Bandwidth

(1) These example design requirements do not represent the capabilities of the ADC16DX370, rather the requirements are satisfied by the ADC16DX370.

Typical Application (continued)

Table 32. Example Design Requirements for a High-IF Application (continued)

Specification	Example Design Requirement ⁽¹⁾	ADC16DX370 Capability
Full-scale range	< 2-Vpp-diff	1.7-Vpp-diff
Small signal noise spectral density	< –152-dBFS/Hz in a 100-MHz bandwidth	–152.7-dBFS/Hz in a 100-MHz bandwidth
Large-signal SNR	> 69-dBFS for a –3 dBFS, 150-MHz Input	69.6-dBFS for a –3 dBFS, 150-MHz Input
SFDR	> 85-dBFS for a –3 dBFS, 150-MHz input	88-dBFS for a –3 dBFS, 150-MHz input
HD2, HD3	< –85-dBFS for a –3 dBFS, 150-MHz input	–88-dBFS for a –3 dBFS, 150-MHz input
Next largest SPUR	< –88-dBFS for a –3 dBFS, 150-MHz input	–90-dBFS for a –3 dBFS, 150-MHz input
Over-range detection	Included	Fast over-range detection on dedicated pins
Digital interface	JESD204B interface, 1 lane/channel, < 10-Gb/s bit rate	JESD204B subclass 1 interface, 1 lane/channel, 7.4-Gb/s bit rate
Configuration interface	SPI configuration, 4-wire, 1.8-V logic, SCLK up to 20-MHz	SPI configuration, 4-Wire, 1.8-V Logic, SCLK > 20-MHz
Package size	< 10 × 10 × 1 mm	8 × 8 × 0.8 mm

9.2.1.2 Design Procedure

The following procedure can be followed to design the ADC16DX370 device into most applications:

- Choose an appropriate ADC driver and analog input interface.
 - Optimize the signal chain gain leading up to the ADC to make use of the full ADC dynamic range.
 - Identify whether DC or AC coupling is required.
 - Determine the desired analog input interface, such as a bandpass filter or a transformer.
 - Use the provided input network models to design and verify the interface.
 - Refer to the interface recommendations in [Analog Input Considerations](#).
- Determine the core sampling rate of the ADC.
 - Must satisfy the bandwidth requirements of the application .
 - Must also provide enough margin to prevent aliasing or to accommodate the transitions bands of an anti-aliasing filter.
 - Ensure the application initialization sequence properly handles ADC core calibration as described in [ADC Core Calibration](#).
- Determine the system latency requirements.
 - Total allowable latency through the ADC and JESD204B link.
 - Is the system tolerant of latency variation over time or conditions or between power cycles?
- Determine the desired JESD204B link configuration as discussed in [JESD204B Supported Features](#).
 - Based on the system latency requirements, determine whether deterministic latency is required across the JESD204B link.
 - Choose the number of lanes per channel, L, and verify that the device receiving the output serial data can accommodate the bit rate.
 - Choose the number of frames per multi-frame, K.
 - Choose whether scrambling is desired.
- Choose an appropriate clock generator, CLKIN interface, and SYSREF interface.
 - Determine the system clock distribution scheme and the clock frequencies for the CLKIN and SYSREF inputs.
 - Determine the allowable amount of sampling clock phase noise in the system and then select a CLKIN edge rate that satisfies this requirement as discussed in [Clock Noise and Edge Rate](#).
 - Choose an appropriate CLKIN interface as discussed in [Driving the CLKIN+ and CLKIN– Input](#).
 - Based on the latency requirements, determine whether SYSREF must meet setup and hold requirements relative to CLKIN.
 - Choose the SYSREF signal type as discussed in [SYSREF Signaling](#).
 - Choose an appropriate SYSREF interface as discussed in [Driving the SYSREF Input](#).

- Choose a CLKIN and SYSREF clock generator based on the above requirements. The signals need come from the same generator in some cases.
- Determine what clock idle modes are supported by the SYSREF clock generator and choose the appropriate setting for the SYSREF Offset feature as discussed in [Effectively Using the SYSREF Offset and Detection Gate Features](#).
- Design the SYNCb interface as discussed in [Driving the SYNCb Input](#).
- Choose appropriate configurations for the output serial data interface.
 - Design the serial lane interface according to [Output Serial-Lane Interface](#).
 - Choose the required PCB materials, keeping in mind the desired rate of the serial lanes.
 - Characterize the signal lane channels the connect the ADC serial output transmitters to the receiving device either through simulation or bench characterization.
 - Optimize the VOD and DEM parameters to achieve the required signal integrity according to [Voltage Swing and De-Emphasis Optimization](#).
- Design the SPI bus interface.
 - Verify the electrical and functional compatibility of the ADC SPI with the SPI controller.
 - Interface the ADC to the SPI bus according to [SPI](#).
 - Ensure that the application initialization sequence properly configures the output SDO voltage before the first read command.
- Design the power supply architecture and de-coupling.
 - Choose appropriate power supply and supply filtering devices to provide stable, low-noise supplies as described in [Power Supply Design](#).
 - Design the capacitive de-coupling around the ADC, also described in [Power Supply Design](#), while paying close attention to placing the capacitors as close to the device as possible.
 - Time the power architecture to satisfy the power sequence requirements described in [Power Supply Design](#).
- Ensure that the application initialization sequence satisfies the JESD204B link initialization requirements described in [JESD204B Link Initialization](#).

9.2.1.3 Application Curve

F1 = 145 MHz; F2 = 155 MHz




Figure 56. 2-Tone IMD3 Performance

10 Power Supply Recommendations

10.1 Power Supply Design

The ADC16DX370 device is a very-high dynamic range device and therefore requires very-low noise power supplies. LDO-type regulators, capacitive decoupling, and series isolation devices like ferrite beads are all recommended.

LDO-type low noise regulators should be used to generate the 1.2-, 1.8-, and 3.0-V supplies used by the device. To improve power efficiency, a switching-type regulator may precede the LDO to efficiently drop a supply to an intermediate voltage that satisfies the drop-out requirements of the LDO. TI recommends to follow a switching-type regulator with an LDO to provide the best filtering of the switching noise. Additional ferrite beads and LC filters may be used to further suppress noise. Supplying power to multiple devices in a system from one regulator may result in noise coupling between the multiple devices; therefore, series isolation devices and additional capacitive decoupling is recommended to improve the isolation.

The power supplies must be applied to the ADC16DX370 device in this specific order:

1. VA3.0
2. VA1.8
3. VA1.2
4. VD1.2

First, the VA3.0 (+3.0 V) must be applied to provide the bias for the ESD diodes. The VA1.8 (+1.8-V) supply should be applied next, followed by the VA1.2 (+1.2-V) supply, and then followed by the VD1.2 (+1.2-V) supply. As a guideline, each supply should stabilize to within 20% of the final value within 10 ms and before enabling the next supply in the sequence. If the stabilization time is longer than 10 ms, then the system should perform the calibration procedure after the supplies have stabilized. Turning power supplies off should occur in the reverse order. An alternate power-up sequence is also supported which allows enabling the 1.2-V supplies in any order or at the same time. The alternate sequence is:

1. VA3.0
2. VA1.2 / VD1.2
3. VA1.8

10.2 Decoupling

Decoupling capacitors must be used at each supply pin to prevent supply or ground noise from degrading the dynamic performance of the ADC and to provide the ADC with a well of charge to minimize voltage ripple caused by current transients. The recommended supply decoupling scheme is to have a ceramic X7R 0201 0.01- μ F and a X7R 0402 0.1- μ F capacitor at each supply pin. The 0201 capacitor must be placed on the same layer as the device as close to the pin as possible to minimize the AC decoupling path length from the supply pin, through the capacitor, to the nearest adjacent ground pin. The 0402 capacitor should also be close to the pins. TI does not recommend placing the capacitor on the opposite board side. Each voltage supply should also have a single 10- μ F decoupling capacitor near the device but the proximity to the supply pins is less critical.

The BP2.5 pin is an external bypass pin used for stabilizing an internal 2.5-V regulator and must have a ceramic or tantalum 10- μ F capacitor and a ceramic 0402 0.1- μ F capacitor. The 0.1- μ F capacitor should be placed as close to the BP2.5 pin as possible.

11 Layout

11.1 Layout Guidelines

The design of the PCB is critical to achieve the full performance of the ADC16DX370 device. Defining the PCB stackup should be the first step in the board design. Experience has shown that at least 6 layers are required to adequately route all required signals to and from the device. Each signal routing layer must have an adjacent solid ground plane to control signal return paths to have minimal loop areas and to achieve controlled impedances for microstrip and stripline routing. Power planes must also have adjacent solid ground planes to control supply return paths. Minimizing the spacing between supply and ground planes improves performance by increasing the distributed decoupling. The recommended stack-up for a 6-layer board design is shown in Figure 57.

Although the ADC16DX370 device consists of both analog and digital circuitry, TI highly recommends solid ground planes that encompass the device and its input and output signal paths. TI does not recommend split ground planes that divide the analog and digital portions of the device. Split ground planes may improve performance if a nearby, noisy, digital device is corrupting the ground reference of the analog signal path. When split ground planes are employed, one must carefully control the supply return paths and keep the paths on top of their respective ground reference planes.

Quality analog input signal and clock signal path layout is required for full dynamic performance. Symmetry of the differential signal paths and discrete components in the path is mandatory and symmetrical shunt-oriented components should have a common grounding via. The high frequency requirements of the input and clock signal paths necessitate using differential routing with controlled impedances and minimizing signal path stubs (including vias) when possible.

Coupling onto or between the clock and input signal paths must be avoided using any isolation techniques available including distance isolation, orientation planning to prevent field coupling of components like inductors and transformers, and providing well coupled reference planes. Via stitching around the clock signal path and the input analog signal path provides a quiet ground reference for the critical signal paths and reduces noise coupling onto these paths. Sensitive signal traces must not cross other signal traces or power routing on adjacent PCB layers, rather a ground plane must separate the traces. If necessary, the traces should cross at 90° angles to minimize crosstalk.

The substrate dielectric materials of the PCB are largely influenced by the speed and length of the high speed serial lanes. The affordable and common FR4 variety may not offer the consistency or loss to support the highest speed transmission (> 5 Gb/s) and long lengths (> 4 inch). Although the VOD and DEM features are available to improve the signal integrity of the serial lanes, some of the highest performing applications may still require special dielectric materials such as Rogers 4350.

Coupling of ambient signals into the signal path is reduced by providing quiet, close reference planes and by maintaining signal path symmetry to ensure the coupled noise is common-mode. Faraday caging may be used in very noisy environments and high dynamic range applications to isolate the signal path.

11.2 Layout Example




Figure 57. Recommended PCB Layer Stack-Up for a Six-Layer Board

Layout Example (continued)

Additional layout examples can be found on the associated EVM tools web page on www.ti.com.

11.3 Thermal Considerations

The exposed thermal pad of the ADC16DX370 device draws heat from the silicon down into the PCB to prevent overheating and must attach to the landing pad with a quality solder connection to maximize thermal conductivity. Overly hot operating temperatures may be alleviated further by increasing the PCB size, filling surface layers with ground planes to increase heat radiation, or using a thermally conductive connection between the package top and a heat sink.

12 Device and Documentation Support

12.1 Device Support

12.1.1 Specification Definitions

3-dB BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental deviates 3 dB from its low frequency value relative to the differential voltage signal applied at the device input pins.

APERTURE DELAY is the time delay between the rising edge of the clock until the input signal is acquired or held for conversion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample.

CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

COMMON MODE VOLTAGE (V_{CM}) is the common DC voltage applied to both terminals of the ADC differential input.

COMMON MODE REJECTION RATIO (CMRR) is the ratio of the magnitude of the single-tone spur in the sampled spectrum (referred to the ADC analog input as a peak voltage quantity) to the peak voltage swing of a sinusoid simultaneously incident on the positive and negative terminals of a differential analog input as a common-mode signal from which the spur generated. CMRR is typically expressed in decibels [dB].

CROSSTALK is the coupling of energy from one channel into the other channel.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 least significant bit (LSB)

GAIN VARIATION is the expected standard deviation in the gain of the converter from an applied voltage to output codes between parts or between channels.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a best-fit straight line. The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It quantifies the power of the largest intermodulation product adjacent to the input tones, expressed in dBFS.

LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits. This value is $V_{FS} / 2^n$, where V_{FS} is the full scale input voltage and n is the ADC resolution in bits.

MISSING CODES are those output codes that do not appear at the ADC outputs. The ADC16DX370 device is specified not to have missing codes.

MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight. Its value is one half of full scale.

OFFSET ERROR is the difference between the two input voltages ($V_{IN+} - V_{IN-}$) required to cause a transition from code 32767LSB and 32768LSB with offset binary data format.

POWER SUPPLY SENSITIVITY is a measure of the sensitivity of the power supplies to noise. In this specification, a supply is modulated with a 100-mV, 500-kHz sinusoid and the resulting spurs in the spectrum are measured. The sensitivity is expressed relative to the power of a possible full-scale sinusoid [dBFS].

SAMPLE-TO-PARALLEL OUT (S2PO) LATENCY is the number of frame clock cycles between initiation of conversion and the time when the parallel sample data is available at the output of the receiver's elastic buffer. This latency is specified to be deterministic if the JESD204B subclass 1 requirements are satisfied.

SAMPLE-TO-SERIAL OUT (S2SO) LATENCY is the number of frame clock cycles between initiation of conversion and the time when the first bit of serial data for that sample is present at the output driver. This latency is not specified to be deterministic.

Device Support (continued)

SECOND HARMONIC DISTORTION (2ND HARM or HD2) is the ratio, expressed in dB, of the power of the input signal's 2nd harmonic to the power of the input signal. HD2 is usually expressed relative to the power of a possible full-scale sinusoid [dBFS] or relative to the power of the actual input carrier signal [dBc].

SIGNAL-TO-NOISE AND DISTORTION (SINAD) is the ratio, expressed in dB, of the power of the input signal to the total power of all of the other spectral components, including harmonics but excluding DC. SINAD is usually expressed relative to the power of a possible full-scale sinusoid [dBFS] or relative to the power of the actual input carrier signal [dBc].

SIGNAL-TO-NOISE RATIO (SNR) is the ratio, expressed in dB, of the power of the input signal to the total power of all other spectral components, not including harmonics and DC. SNR is usually expressed relative to the power of a possible full-scale sinusoid [dBFS] or relative to the power of the actual input carrier signal [dBc].

SPUR is the ratio, expressed in dB, of the power of the peak spurious signal to the power of the input signal, where a spurious signal is any signal present in the output spectrum that is not present at the input excluding the second and third harmonic distortion. SPUR is usually expressed relative to the power of a possible full-scale sinusoid [dBFS] or relative to the power of the actual input carrier signal [dBc].

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the ratio, expressed in dB, of the input signal power to the peak spurious signal power, where a spurious signal is any signal present in the output spectrum that is not present at the input. SINAD is usually expressed relative to the power of a possible full-scale sinusoid [dBFS] or relative to the power of the actual input carrier signal [dBc].

THIRD HARMONIC DISTORTION (3RD HARM or HD3) is the ratio, expressed in dB, of the power of the input signal's 3rd harmonic to the power of the input signal. HD3 is usually expressed relative to the power of a possible full-scale sinusoid [dBFS] or relative to the power of the actual input carrier signal [dBc].

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the total power of the first eight harmonics (HD2 through HD9) to the input signal power. THD is usually expressed relative to the power of a possible full-scale sinusoid [dBFS] or relative to the power of the actual input carrier signal [dBc].

12.1.2 JESD204B Definitions

DEVICE CLOCK is a master clock signal from which a device must generate its local frame and local multi-frame clocks. For the ADC16DX370 device, this refers to the signal at the CLKIN input.

FRAME is a set of consecutive octets in which the position of each octet can be identified by references to a frame alignment signal.

FRAME CLOCK is a signal used for sequencing frames or monitoring their alignment. For the ADC16DX370 device, this clock is internally generated and is not externally accessible.

LINK (DATA LINK) is an assembly, consisting of parts of two devices and the interconnecting data circuit, that is controlled by a long protocol enabling data to be transferred from a data source to a data sink. The link includes portions of the ADC16DX370 device (transmitter), FPGA or ASIC (receiver), and the hardware that connects them.

LOCAL MULTI-FRAME CLOCK (LMFC) is a signal used for sequencing multi-frames or monitoring their alignment. This clock is derived inside the ADC16DX370 device from the device clock and used in the implementation of the JESD204B link within the device.

MULTI-FRAME is a set of consecutive frames in which the position of each frame can be identified by reference to a multi-frame alignment signal.

OCTET is a group of eight adjacent binary digits, serving as the input to an 8B/10B encoder or the output of an 8B/10B decoder.

SCRAMBLING is the randomization of the output data that is used to eliminate long strings of consecutive identical transmitted symbols and avoid the presence of spectral lines in the signal spectrum

Device Support (continued)

without changing the signaling rate.

SERIAL LANE is a differential signal pair for data transmission in one direction.

SYSREF is a periodic, one-shot, or gapped periodic signal used to align the boundaries of local multi-frame clocks in JESD204B subclass 1 compliant devices. SYSREF must be source synchronous with the device clock.

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADC16DX370RMER	Active	Production	WQFN (RME) 56	2000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	ADC16DX370
ADC16DX370RMER.A	Active	Production	WQFN (RME) 56	2000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	ADC16DX370
ADC16DX370RMET	Active	Production	WQFN (RME) 56	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	ADC16DX370
ADC16DX370RMET.A	Active	Production	WQFN (RME) 56	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	ADC16DX370

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC16DX370RMER	WQFN	RME	56	2000	330.0	16.4	8.3	8.3	1.3	12.0	16.0	Q1
ADC16DX370RMET	WQFN	RME	56	250	178.0	16.4	8.3	8.3	1.3	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC16DX370RMER	WQFN	RME	56	2000	356.0	356.0	36.0
ADC16DX370RMET	WQFN	RME	56	250	208.0	191.0	35.0

WQFN - 0.8 mm max height

0.8 MAX

C

SEATING PLANE




NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

WQFN



TEXAS
INSTRUMENTS
www.ti.com



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
62% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

4218557/A 08/2013

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated