

BQ41Z50 2-Series, 3-Series, and 4-Series Cell Battery Pack Manager with Dynamic Z-Track™

1 Features

- Fully integrated 2-series, 3-series, and 4-series cell Li-ion, LiPO, or LiFePO₄ battery pack manager and protection
- Ultra-low power 32-bit RISC processor
- TI Dynamic Z-Track™ algorithm
- Up to 40V tolerant power supply pins
- High side N-CH protection FET drive with configurable drive strength
- Precision analog front-end with two independent 16-bit ADCs:
 - Support for simultaneous current and voltage sampling
 - Support for up to four external thermistor measurements and an internal temperature sensor
- Primary and secondary levels of protection
 - Overvoltage and undervoltage
 - Overcurrent in charge and discharge
 - Short circuit in discharge
 - Overtemperature
 - Charge timeout
 - CHG and DSG FET drivers
- Sophisticated charge algorithms
 - JEITA
 - Adaptive charging based on cycle time, run time, and SOH
 - Cell balancing
- Integrated cell balancing while charging or at rest
- Supports TURBO mode
- Diagnostic lifetime data monitor and black box recorder
- Optional up to three LED display support
- Supports Elliptic Curve Cryptography (ECC), SHA-2, and SHA-1 authentication
- Up to 1MHz SMBus v3.2 host communication support
- Compact package: 32-lead WQFN (RSN)

2 Applications

- [Notebooks/netbook PCs](#)
- [Tablets](#)
- [Drones](#)
- [Handheld vacuum cleaners and vacuum robots](#)
- [Medical and test equipment](#)
- [Portable Electronics](#)

3 Description

The BQ41Z50 device, incorporating Dynamic Z-Track™ technology, is a fully integrated, single-chip, pack-based solution that provides a rich array of features for gas gauging, protection, and authentication for 2-series, 3-series, and 4-series cell Li-ion, LiPO, and LiFePO₄ battery packs.

Using its integrated high-performance analog peripherals and ultra-low power 32-bit RISC processor, the BQ41Z50 device measures and maintains an accurate record of available cell capacity, voltage, current, temperature, and other critical battery parameters and reports them to the system host controller over an SMBus v3.2 compatible interface.

The BQ41Z50 device utilizes Dynamic Z-Track™ technology to report highly accurate state of charge even under dynamic loading conditions. This technology also improves the accuracy of TURBO mode by providing the available max power and max current to the host system.

The BQ41Z50 device provides an array of battery safety functions including overvoltage, overtemperature, overcurrent in discharge, overcurrent in charge, and short circuit in discharge protections. System safety functions incorporate FET protection for the N-CH FETs and cell disconnection detection. The device firmware provides software-based 1st- and 2nd-level safety protection against overvoltage, undervoltage, overcurrent, short circuit current overtemperature conditions. Pack- and cell-related faults are also handled by firmware-based protections.




Additional BQ41Z50 features:

- Extensive array of programmable protection
- Four GPIOs that can be configured to control a 3-segment LED display or as general-purpose push-pull I/O pins capable of 5.5V maximum pull-up voltage
- Two GPIOs that can be general-purpose push-pull I/O
- One GPIO that can be general-purpose open drain I/O
- Integrated secondary chemical fuse I/O
- Cell balancing support up to 25mA bypass per cell
- Elliptical curve cryptography (ECC) authentication for robust battery pack security:
 - Eliminates the need for a shared key on host-side controller
 - 233-bit private key stored in secure memory (no access from program flash)
 - Integrated hardware accelerator for faster authentication process
- SHA-1 and SHA-2 authentication support

Package Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
BQ41Z50RSN	RSN (32)	4.00mm × 4.00mm

(1) For more information, see the [Section 12](#) sections.



BQ41Z50 Simplified Schematic

Table of Contents

1 Features	1	5.28 OT, SCD, OCC, OCD1, OCD2 Protection Thresholds (SCOMP).....	23
2 Applications	1	5.29 OT, SCD, OCC, OCD1, OCD2 Protection Timing (SCOMP).....	24
3 Description	1	5.30 GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7.....	24
4 Pin Configuration and Functions	4	5.31 Elliptical Curve Cryptography (ECC).....	25
4.1 Pin Equivalent Diagrams.....	6	5.32 SMBus Interface Timing.....	25
5 Specifications	11	5.33 Typical Characteristics.....	29
5.1 Absolute Maximum Ratings.....	11	6 Detailed Description	32
5.2 ESD Ratings.....	11	6.1 Overview.....	32
5.3 Recommended Operating Conditions.....	11	6.2 Functional Block Diagram.....	32
5.4 Thermal Information.....	12	6.3 Feature Description.....	33
5.5 Supply Current.....	13	6.4 Device Functional Modes.....	36
5.6 Power Supply Control.....	13	7 Applications and Implementation	37
5.7 Low Dropout Regulators.....	14	7.1 Application Information.....	37
5.8 Internal Oscillators.....	15	7.2 Typical Applications.....	37
5.9 Voltage References.....	15	7.3 Configuring Device Firmware.....	49
5.10 Current Wake Detector.....	15	8 Power Supply Recommendations	50
5.11 VC0, VC1, VC2, VC3, VC4, PACK.....	16	9 Layout	50
5.12 Cell Balancing Support.....	16	9.1 Layout Guidelines.....	50
5.13 SMBD, SMBC.....	16	9.2 Layout Example.....	53
5.14 PRES/SHUTDN, DISP.....	17	10 Device and Documentation Support	55
5.15 ALERT.....	17	10.1 Third-Party Products Disclaimer.....	55
5.16 LEDCNTLA, LEDCNTLB, LEDCNTLC.....	18	10.2 Documentation Support.....	55
5.17 Coulomb Counter.....	18	10.3 Receiving Notification of Documentation Updates.....	55
5.18 Coulomb Counter Digital Filter (CC1).....	18	10.4 Support Resources.....	55
5.19 Current Measurement Digital Filter (CC2).....	19	10.5 Trademarks.....	55
5.20 Analog-to-Digital Converter.....	19	10.6 Electrostatic Discharge Caution.....	55
5.21 ADC Digital Filter.....	20	10.7 Glossary.....	55
5.22 CHG, DSG High-side NFET Drivers.....	20	11 Revision History	55
5.23 Precharge (PCHG) FET Drive.....	21	12 Mechanical, Packaging, and Orderable Information	56
5.24 FUSE Drive.....	21		
5.25 Internal Temperature Sensor.....	22		
5.26 TS1, TS2, TS3, TS4.....	22		
5.27 Flash Memory.....	22		

4 Pin Configuration and Functions




Figure 4-1. RSN Package 32-Pin VQFN with Exposed Thermal Pad Top View

Table 4-1. Pin Functions

PIN ⁽²⁾		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
SMBD	1	I/O	SMBus data pin
SMBC	2	I/O	SMBus clock pin
LEDCNTLA/GPIO4	3	I/O	LED display segment that drives the external LEDs via an internal current sink depending on the firmware configuration. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a 20kΩ resistor.
LEDCNTLB/GPIO5	4	I/O	LED display segment that drives the external LEDs via an internal current sink depending on the firmware configuration. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a 20kΩ resistor.
ALERT	5	O	Alert digital signal output to system-side host. Open drain pin. If this pin is not used, leave it floating and configure data flash accordingly.
GPIO3	6	I/O	Multifunction open drain pin, general-purpose digital input or general-purpose digital output. If this pin is not used, leave it floating and configure data flash accordingly.
PRES/SHUTDN	7	I	Host system present input for removable battery pack or emergency system shutdown input for embedded pack
LEDCNTLC/GPIO6	8	I/O	LED display segment that drives the external LEDs via an internal current sink depending on the firmware configuration. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a 20kΩ resistor.
GPIO1	9	I/O	Multifunction push-pull pin, general-purpose digital input or general-purpose digital output. If this pin is not used, leave it floating and configure data flash accordingly.
GPIO2	10	I/O	Multifunction push-pull pin, general-purpose digital input or general-purpose digital output. If this pin is not used, leave it floating and configure data flash accordingly.

Table 4-1. Pin Functions (continued)

PIN ⁽²⁾		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
VSS	11	P	Device ground
FUSE	12	I/O	Fuse sense input or drive output pin. If not used, connect directly to VSS.
PCHG	13	O	PMOS Precharge FET drive output pin. If this pin is not used, it can be left floating or connected to VSS through a 20kΩ resistor.
VCC	14	P	Secondary power supply input
PACK	15	AI	Pack sense input pin
DSG	16	O	NMOS Discharge FET drive output pin. If this pin is not used, it can be left floating or connected to VSS through a 20kΩ resistor.
CHG	17	O	NMOS Charge FET drive output pin. If this pin is not used, it can be left floating or connected to VSS through a 20kΩ resistor.
BAT	18	P	Primary power supply input pin
VC4	19	AI	Sense voltage input pin for the fourth cell from the bottom of the stack, balance current input for the fourth cell from the bottom of the stack
VC3	20	AI	Sense voltage input pin for the third cell from the bottom of the stack, balance current input for the third cell from the bottom of the stack, and return balance current for the fourth cell from the bottom of the stack
VC2	21	AI	Sense voltage input pin for the second cell from the bottom of the stack, balance current input for the second cell from the bottom of the stack, and return balance current for the third cell from the bottom of the stack
VC1	22	AI	Sense voltage input pin for the first cell from the bottom of the stack, balance current input for the first cell from the bottom of the stack, and return balance current for the second cell from the bottom of the stack
VC0	23	AI	Sense voltage input pin for the negative terminal of the first cell from the bottom of the stack, and return balance current for the first cell from the bottom of the stack
SRP	24	AI	Analog input pin connected to the internal coulomb counter for integrating a small voltage between SRP and SRN, where SRP is the top of the sense resistor. A charging current generates a positive voltage at SRP relative to SRN.
SRN	25	AI	Analog input pin connected to the internal coulomb counter for integrating a small voltage between SRP and SRN, where SRN is the bottom of the sense resistor. A charging current generates a positive voltage at SRP relative to SRN.
TS1	26	AI	Temperature sensor 1 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.
TS2	27	AI	Temperature sensor 2 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.
TS3	28	AI	Temperature sensor 3 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.
TS4	29	AI	Temperature sensor 4 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.
REG18	30	P	Internal regulator output. Requires C _{REG18} to be connected to VSS.
REG135	31	P	Internal regulator output. Requires C _{REG135} to be connected to VSS.
DISP/GPIO7	32	I/O	Display control for LEDs. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a 20kΩ resistor.

(1) P = Power Connection, AI = Analog Input, O = Digital Output, I = Digital Input

(2) Pin names and numbers are listed according to their default pin locations with default device firmware settings. Some pins can be assigned different functions within the data flash configuration. Refer to the [BQ41Z50 Technical Reference Manual](#).

4.1 Pin Equivalent Diagrams




Figure 4-2. Power Supply Pins




Figure 4-3. VCx Pins




Figure 4-4. SMBD, SMBC Pins




Figure 4-5. PRES/SHUTDN Pin




Figure 4-6. LEDCNTLA, LEDCNTLB, LEDCNTLC, DISP Pins (LED Mode)




Figure 4-7. LEDCNTLA, LEDCNTLB, LEDCNTLC, $\overline{\text{DISP}}$ Pins (GPIO Mode)




Figure 4-8. SRN, SRP Pins




Figure 4-9. DSG, CHG Pins




Figure 4-10. PCHG Pin




Figure 4-11. FUSE Pin




Figure 4-12. TSx Pins




Figure 4-13. GPIO1, GPIO2 Pins




Figure 4-14. ALERT Pin




Figure 4-15. GPIO3 Pin

5 Specifications

5.1 Absolute Maximum Ratings

Over-operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range, V_{CC}	BAT, VCC	-0.3	40	V
Input voltage range, V_{IN}	PACK	-0.3	40	V
	SMBC, SMBD, $\overline{PRES}/\overline{SHUTDN}$, $\overline{ALERT}$, GPIO3	-0.3	6	
	LEDCNTLA/GPIO4, LEDCNTLB/GPIO5, LEDCNTLC/GPIO6, $\overline{DISP}$ /GPIO7	-0.3	6	
	TS1, TS2, TS3, TS4	-0.3	$V_{REG18} + 0.3$	
	GPIO1, GPIO2	-0.3	$V_{REG18} + 0.3$	
	SRP, SRN	-0.3	2	
	VC4	VC3 - 0.3, or -0.03	VC3 + 8.5, or 40	
	VC3	VC2 - 0.3, or -0.03	VC2 + 8.5, or 40	
	VC2	VC1 - 0.3, or -0.03	VC1 + 8.5, or 40	
	VC1	VSS - 0.3, or -0.03	VSS + 8.5, or 40	
	VC0	-0.03	5	
Output voltage range, V_{OUT}	CHG, DSG, PCHG	-0.3	40	V
	FUSE	-0.3	Minimum of BAT or 28	
V_{REG18}	REG18	-0.3	2	V
V_{REG135}	REG135	-0.3	1.55	V
Functional ambient temperature, T_F		-40	105	°C
Storage temperature, T_{STG}		-65	150	°C
Lead temperature (soldering, 10 s), T_{SOLDER}			300	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	BAT pin, $I_{REG18} \leq 22\text{mA}$	$V_{SWITCH\ OVER}$		28	V
		VCC pin	5		28	

5.3 Recommended Operating Conditions (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{IN}	Input voltage range	PACK	0		28	V
		FUSE	0		12	
		SMBC, SMBD, PRES/SHUTDN, ALERT, GPIO3	0		5.5	
		LEDCTL A/GPIO4, LEDCTL B/GPIO5, LEDCTL C/GPIO6, DISP/GPIO7	0		5.5	
		TS1, TS2, TS3, TS4	0		$V_{REG18} + 0.3$	
		GPIO1, GPIO2			V_{REG18}	
		SRP, SRN	-0.25		0.5	
		VC4	$V_{VC3} - 0.2$		$V_{VC3} + 5$	
		VC3	$V_{VC2} - 0.2$		$V_{VC2} + 5$	
		VC2	$V_{VC1} - 0.2$		$V_{VC1} + 5$	
		VC1	$V_{VC0} - 0.2$		$V_{VC0} + 5$	
		VC0	-0.2		0.5	
V_{OUT}	Output voltage range	CHG, DSG, PCHG	0		28	V
$C_{BAT}^{(1)}$	BAT external capacitor	Derated to 2.2V, 50V capacitor	0.47	1		μF
$C_{VCC}^{(1)}$	VCC external capacitor	Derated to 2.2V, 50V capacitor	0.47	1		μF
$C_{REG18}^{(1)}$	1.8 V LDO external capacitor	Derated to 1.8V, 10V capacitor	0.47	1	2.2	μF
$C_{REG135}^{(1)}$	1.35 V LDO external capacitor	Derated to 1.35V, 10V capacitor	0.47	1	2.2	μF
$R_{PACK}^{(1)}$	PACK series external resistor	For lowest startup voltage	8	10	12	k Ω
$I_{SS}^{(1)}$	Maximum current through VSS pin	Includes LDOs, GPIOs, and cell balancing			200	mA
T_{OPR}	Operating temperature	Operating ambient temperature	-40		85	$^\circ\text{C}$

(1) Specified by design. Not production tested.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		BQ41Z50	UNIT
		RSN (QFN)	
		32 PINS	
$R_{\theta JA, \text{High K}}$	Junction-to-ambient thermal resistance	39.2	$^\circ\text{C/W}$
$R_{\theta JC(\text{top})}$	Junction-to-case(top) thermal resistance	25.7	$^\circ\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	12.7	$^\circ\text{C/W}$
Ψ_{JT}	Junction-to-top characterization parameter	0.6	$^\circ\text{C/W}$
Ψ_{JB}	Junction-to-board characterization parameter	12.7	$^\circ\text{C/W}$

THERMAL METRIC ⁽¹⁾		BQ41Z50	UNIT
		RSN (QFN)	
		32 PINS	
R _{θJC(bottom)}	Junction-to-case(bottom) thermal resistance	3.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Supply Current

Typical values stated where T_A = 25°C and V_{BAT} = 14.4V, Min/Max values stated where T_A = –40°C to 85°C and V_{BAT} = 3.0V to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{ACTIVE} ⁽¹⁾	ACTIVE mode	DZT Gauging Configuration[PERF_MODE] ⁽³⁾ = 1, CHG ON, DSG ON, No Flash write, No SBS communication		475		μA
		DZT Gauging Configuration[PERF_MODE] ⁽³⁾ = 0, CHG ON, DSG ON, No Flash write, No SBS communication		315		
I _{SLEEP} ⁽²⁾	SLEEP mode	DZT Gauging Configuration[PERF_MODE] ⁽³⁾ = 1, Measured current ≤ Sleep Current ⁽³⁾ , CHG OFF, DSG ON, No SBS communication		165		μA
		DZT Gauging Configuration[PERF_MODE] ⁽³⁾ = 0, Measured current ≤ Sleep Current ⁽³⁾ , CHG OFF, DSG ON, No SBS communication		155		
I _{SHUTDOWN}	SHUTDOWN mode			0.8		μA

- (1) Average current over 60s with default firmware settings under ACTIVE mode. Device power consumption dependent on firmware configuration and version.
- (2) Average current over 60s with default firmware settings under SLEEP mode. Device power consumption dependent on firmware configuration and version.
- (3) Firmware-based parameter. The data flash configuration value can be changed in FULL ACCESS mode and is locked in SEALED mode. Refer to the [BQ41Z50 Technical Reference Manual](#).

5.6 Power Supply Control

Typical values stated where T_A = 25°C and V_{BAT} = 14.4V, Min/Max values stated where T_A = –40°C to 85°C and V_{BAT} = 3.0V to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Selector						
V _{STARTUP}	Startup voltage at PACK	V _{PACK} > V _{STARTUP} for 1ms	3.5	4.5	5.5	V
V _{SWITCHOVER–}	BAT to VCC switchover voltage	V _{BAT} < V _{SWITCHOVER–}	2.5	2.75	3.0	V
V _{SWITCHOVER+}	VCC to BAT switchover voltage	V _{BAT} > V _{SWITCHOVER–} + V _{HYS}	3.4	3.85	4.15	V
V _{HYS}	Switchover hysteresis voltage	V _{SWITCHOVER+} - V _{SWITCHOVER–}		1.1		V
T _{SD_ALERT+}	Thermal shutdown alert temperature rising			120	135	°C
T _{SD_ALERT–}	Thermal shutdown alert temperature falling	Exit from RESET, REG135 enabled	100	102		°C
T _{SD+}	Thermal shutdown temperature rising			140	148	°C
T _{SD–}	Thermal shutdown temperature falling	REG18 Enabled	122	130		°C
I _{LKG}	Input leakage current	BAT pin, BAT = 0V, VCC = 25V, PACK = 25V			1	μA
		PACK pin, BAT = 25V, VCC = 0V, PACK = 0V			1	
R _{PACK_PD}	Internal pull-down resistance	PACK pin	30	40	50	kΩ
Power On Reset						

5.6 Power Supply Control (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{REG18POR-}$	Negative-going V_{REG18} output POR voltage	V_{REG18}	1.5	1.55	1.60	V
V_{HYS}	Power on reset hysteresis		65	85	110	mV
$t_{RST_POR}^{(1)}$	Power on reset time: From application of valid input voltage to release of POR for the MCU			2.5	4.0	ms
$t_{RST_ROM}^{(1)}$	Power on reset time: From application of valid input voltage to CPU ready to execute ROM code			5	10	ms
$t_{RST_EXE}^{(1)}$	Power on reset time: From application of valid input voltage to CPU ready to execute flash code	Not including CRC of flash array performed by ROM		5	10	ms

(1) Specified by design. Not production tested

5.7 Low Dropout Regulators

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.35V LDO Regulator						
V_{REG135}	Regulator output voltage	Before trim is loaded		1.35		V
		After trim is loaded	-3%	1.35	3%	
$\Delta V_{REG35TEMP}$	Temp regulation, $\Delta V_{REG135}/V_{REG135}$	$I_{REG135} = 1\text{mA}$, when in low power mode $I_{REG135} = 1\mu\text{A}$	-1	± 0.25	1	%
$\Delta V_{REG135LINE}$	Line regulation, $\Delta V_{REG135}/\Delta V_{BAT}$	$I_{REG135} = 1\text{mA}$, when in low power mode $I_{REG135} = 1\mu\text{A}$	-1		1	%
$\Delta V_{REG135LOAD}$	Load regulation, $\Delta V_{REG135}/\Delta I_{REG135}$	$I_{REG135} = 1$ to 5mA	-1		1	%
I_{REG135_SHORT}	Short circuit current limit	$V_{REG135} = 0\text{V}$, $I_{REG18} = 1\text{mA}$	12	30	38	mA
1.8V LDO Regulator						
V_{REG18}	Regulator output voltage	Before trim is loaded, $I_{REG18} = 1\text{mA}$	1.6	1.8	2	V
		After trim is loaded, $I_{REG18} = 1\text{mA}$	-3%	1.8	3%	
t_{REG18}	Startup time	From $V_{IN} > V_{IN(MIN)}$ to output within V_{REG18}		600		μs
$\Delta V_{REG18TEMP}$	Temp regulation, $\Delta V_{REG18}/V_{REG18}$	$I_{REG18} = 1\text{mA}$	-1	± 0.25	1	%
$\Delta V_{REG18LINE}$	Line regulation, $\Delta V_{REG18}/\Delta V_{BAT}$	$I_{REG18} = 1\text{mA}$	-1.1		0.9	%
$\Delta V_{REG18LOAD}$	Load regulation, $\Delta V_{REG18}/\Delta I_{REG18}$	$I_{REG18} = 1$ to 5mA	-2.5		2.5	%
		$I_{REG18} = 1$ to 22mA	-10		10	%
$I_{REG18EXT}$	External load capability				2	mA
I_{REG18_SHORT}	Short circuit current limit	$V_{REG18} = 0\text{V}$	23	40	75	mA

- Specified by design. Not production tested
- The V_{IN} input is determined by the Power Selector $V_{SWITCHOVER}$

5.8 Internal Oscillators

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low Frequency Oscillator						
F _{LOSC}	Operating frequency		252	262.144	271.5	kHz
F _{LOSC_RTC}	Real time clock operating frequency		31.5	32.768	33.9	kHz
F _{LOSC_DRIFT} ⁽¹⁾ ₍₂₎	Frequency drift	−25°C to 65°C	−2.25	±0.25	1.5	%
		−40°C to 85°C	−3.25	±0.25	1.75	
High Frequency Oscillator						
F _{HOSC}	Operating frequency		32.768			MHz
F _{HOSC_DRIFT} ⁽¹⁾ ₍₂₎	Frequency drift	−25°C to 65°C	−2	2		%
		−40°C to 85°C	−3.5	3.5		
t _{HFO_START}	HFO start up time	Oscillator frequency within ±3% of nominal and output enabled	50			μs

(1) Specified by design. Not production tested

(2) The frequency drift is included and measured from the trimmed frequency at $T_A = 25^\circ\text{C}$, with the minimum and maximum based on characterization, actual value stored in OTP.

5.9 Voltage References

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voltage Reference 1						
V _{REF1}	Internal reference voltage	T _A = 25°C	1.17	1.20	1.23	V
V _{REF1_DRIFT} ⁽¹⁾	Internal reference voltage drift	T _A = −25°C to 65°C	−0.35	±0.02	0.35	%
		T _A = −40°C to 85°C	−0.85	±0.02	0.85	
Voltage Reference 2						
V _{REF2}	Internal reference voltage	T _A = 25°C	1.204	1.224	1.234	V
V _{REF1_DRIFT} ⁽¹⁾	Internal reference voltage drift	T _A = −25°C to 65°C	−0.35	±0.02	0.35	%
		T _A = −40°C to 85°C	−0.85	±0.02	0.85	

(1) Specified by Design. Not production tested

5.10 Current Wake Detector

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽²⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{WAKE_CD}	Wake voltage in discharge threshold	Nominal settings, threshold based on $V_{SRP} - V_{SRN}$			-7.5 -4.5 -0.5 mV
ΔV_{WAKE_CD}	Wake voltage in discharge threshold program step	$V_{WAKE_CD} = V_{SRP} - V_{SRN}$			-0.5 mV
V_{WAKE_CC}	Wake voltage in charge threshold	Nominal settings, threshold based on $V_{SRP} - V_{SRN}$			0.5 4.5 7.5 mV
ΔV_{WAKE_CC}	Wake voltage in charge threshold program step	$V_{WAKE_CC} = V_{SRP} - V_{SRN}$			0.5 mV

5.10 Current Wake Detector (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{WAKE_Cx_ERR}$ (1)	Wakeup voltage threshold error	$T_A = 25^\circ\text{C}$, All V_{WAKE_Cx} settings, $V_{WAKE} = V_{SRP} - V_{SRN}$	-350		350	μV
t_{WAKE_CD} (1) (3)	Current wake in discharge detection delay time	$t_{WAKE_CD} = (13 + \text{OCD Wake Delay}^{(4)}) \times 0.55 \text{ ms}$	1.1		288.2	ms
t_{WAKE_CC} (1) (3)	Current wake in charge detection delay time	$t_{WAKE_CC} = (13 + \text{OCC Wake Delay}^{(4)}) \times 0.55 \text{ ms}$	1.1		288.2	ms

(1) Specified by design. Not production tested

(2) The current wake feature utilizes the hardware fault detection (SCOMP) module for detecting a voltage between SRP and SRN

(3) Not including LFO frequency error

(4) Firmware-based parameter. The data flash configuration value can be changed in FULL ACCESS mode and is locked in SEALED mode. Refer to the [BQ41Z50 Technical Reference Manual](#).

5.11 VC0, VC1, VC2, VC3, VC4, PACK

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range	VC1–VC0, VC2–VC1, VC3–VC2, VC4–VC3, VC4–PACK	-0.2		5	V
		VC4–VSS, VCC–VSS, PACK–VSS	-0.2		30	
I_{LKG} (1)	VCELLn Input leakage current	No active ADC measurement, No Cell balancing activity.			0.5	μA

(1) The current should be limited using external series resistors for each VCn input

5.12 Cell Balancing Support

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CB} (2)	Internal cell balancing current system limit	Current between $V_{VC(n)} - V_{VC(n-1)}$ with $2.5 \text{ V} \leq V_{VC(n)} \leq 5 \text{ V}$			25	mA
R_{CB} (2)	Internal cell balancing resistance	$R_{DS(ON)}$ for internal FET switch at $V_{VC(n)} - V_{VC(n-1)} = 2.5 \text{ V}$, $2 \leq n \leq 4$, $V_{BAT} \geq 5 \text{ V}$	50	95	180	Ω
$R_{CB_DRIFT}^{(1)}$	Internal cell balancing resistance drift	Change over -40°C to $+85^\circ\text{C}$ vs value at 25°C for nominal R_{CB}	-50		50	Ω

(1) Specified by design. Not production tested

(2) The current should be limited using external series resistors for each VCn input

5.13 SMBD, SMBC

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{BUS}	Nominal bus voltage	SMBD, SMBC	1.8		5	V
	Operating bus voltage	SMBD, SMBC	1.62		5.5	
V_{IH}	Input voltage high	SMBD, SMBC	1.35		V_{BUS}	V
V_{IL}	Input voltage low	SMBD, SMBC			0.8	V
V_{OL}	Output low voltage	SMBD, SMBC: $I_{OL} = -3\text{mA}$			0.4	V

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{SP} ⁽¹⁾	Pulse width of analog glitch spikes suppressed by the input filter	SMBD, SMBC			50	ns
R_{BUSPD}	Internal weak pull-down resistance	SMBD, SMBC, Always ON	1	3	5	MΩ
R_{PD}	Internal pull-down resistance	SMBD, SMBC	35	40	50	kΩ
C_{IN} ⁽¹⁾	Input capacitance	SMBD, SMBC		1.8		pF
C_B ⁽¹⁾	Bus capacitance per line	SMBD, SMBC			100	pF
I_{LKG} ⁽¹⁾	Input leakage current	SMBD, SMBC, including always on R_{BUSPD} pull-down		0.5	2	μA

(1) Specified by design. Not production tested.

5.14 PRES/SHUTDN, DISP

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range	PRES/SHUTDN, DISP	-0.2		V_{REG18}	V
V_{IH}	High-level input voltage	PRES/SHUTDN, DISP	$0.7 \times V_{REG18}$			V
V_{IL}	Low-level input voltage	PRES/SHUTDN, DISP			$0.3 \times V_{REG18}$	V
V_{IOHYS} ⁽¹⁾	Hysteresis of Input	PRES/SHUTDN, DISP	75			mV
V_{OH}	Output voltage high	PRES/SHUTDN, DISP: $I_{OH} = -1\text{mA}$	$0.7 \times V_{REG18}$			V
V_{OL}	Output voltage low	PRES/SHUTDN, DISP: $I_{OL} = 3\text{mA}$			$0.3 \times V_{REG18}$	V
R_{WKPD}	Internal weak pull-down resistance	PRES/SHUTDN, DISP	0.8	1	1.2	MΩ
R_{WKPU}	Internal weak pull-up resistance	PRES/SHUTDN, DISP	0.8	1	1.2	MΩ
C_I ⁽¹⁾	Input capacitance	PRES/SHUTDN, DISP		5		pF
I_{LKG} ⁽¹⁾	Input leakage current	PRES/SHUTDN, DISP		1	2	μA

(1) Specified by design. Not production tested

5.15 ALERT

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	Output voltage low	ALERT: $I_{OH} = 3\text{mA}$			0.35	V
R_{BUSPD}	Internal weak pull-down resistance	ALERT, Always ON	1	3	5	MΩ
R_{PD}	Internal pull-down resistance	ALERT	35	40	50	kΩ
C_I ⁽¹⁾	Input capacitance	ALERT		1.8		pF

5.15 ALERT (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{lkq} ⁽¹⁾	Input leakage current ALERT, including always on R_{BUSPD} pull-down		0.5	2	μA

(1) Specified by design. Not production tested

5.16 LEDCNTLA, LEDCNTLB, LEDCNTLC

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range LEDCNTLA, LEDCNTLB, LEDCNTLC	-0.2		5.5	V
I_{CS}	Sink current LEDCNTLA, LEDCNTLB, LEDCNTLC = 1V; LED Configuration[LEDC1, LEDC0] ⁽²⁾ = 0x1	2.1	3	3.9	mA
		2.8	4	5.2	
		3.5	5	6.5	
I_{CSX}	Current matching between CSx LEDCNTLA, LEDCNTLB, LEDCNTLC = 1V; LED Configuration[LEDC1, LEDC0] ⁽²⁾ = 0x3		5	10	%
C_I ⁽¹⁾	Input capacitance LEDCNTLA, LEDCNTLB, LEDCNTLC		5		pF
I_{lkq} ⁽¹⁾	Input leakage current LEDCNTLA, LEDCNTLB, LEDCNTLC		1	2	μA

(1) Specified by design. Not production tested

(2) Firmware-based parameter. The data flash configuration value can be changed in FULL ACCESS mode and is locked in SEALED mode. Refer to the [BQ41Z50 Technical Reference Manual](#).

5.17 Coulomb Counter

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CC_IN} ⁽²⁾	Input voltage range for measurements $V_{SRP} - V_{SRN}$	-0.2		0.2	V
B_{CC_INL} ^{(1) (2)}	Integral nonlinearity 16-bit, best fit over input voltage range		± 5.2	± 22.3	LSB
B_{CC_DNL} ⁽²⁾	Differential nonlinearity 16-bit, no missing codes	-1		1	LSB
V_{CC_OFF}	Offset error 16-bit, uncalibrated	-2		2	LSB
$V_{CC_OFF_DRIFT}$	Offset error drift 16-bit, post-calibration	-0.035		0.035	LSB/ $^\circ\text{C}$
B_{CC_GAIN}	Gain 16-bit, over ideal input voltage range. Measured and stored in Flash.		267200		LSB/V
R_{CC_IN}	Effective input resistance When converting		2		M Ω
I_{LKG}	SRP and SRN Input leakage When Coulomb counter not running			0.5	μA

(1) Specified by design. Not production tested

(2) Specified by bench evaluation. Not production tested.

5.18 Coulomb Counter Digital Filter (CC1)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{CC1_CONV} ⁽⁴⁾	CC1 conversion-time Single conversion		1		s

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
B_{CC1_ER} (1) (2) (3)	Effective resolution	Each conversion for $t_{CC1_CONV} = 1\text{s}$			17.5 bits

- (1) Specified by a characterization. Not production tested
- (2) Effective resolution is defined as the resolution such that the data exhibits 1-sigma variation within $\pm 1\text{-LSB}$.
- (3) Input signal $SRP\text{-}SRN = 50\text{mV}$, $DC = \pm 1\text{mV}$, Harmonic Free Full Scale
- (4) Timing accuracy is relative to F_{LFO} accuracy.

5.19 Current Measurement Digital Filter (CC2)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{CC2_CONV} (4)	Conversion-time	Single conversion			2.93 ms
B_{CC2_ER} (1) (2) (3)	Effective resolution	Single conversion, $t_{CC2_CONV} = 2.93\text{ms}$			13.5 15 bits

- (1) Specified by design. Not production tested
- (2) Effective resolution is defined as the resolution such that the data exhibits 1-sigma variation within $\pm 1\text{-LSB}$.
- (3) Input signal $AC = \pm 1\text{mV}$, $f = 10\text{ kHz}$, Harmonic Free Full Scale
- (4) Timing accuracy is relative to F_{LFO} accuracy

5.20 Analog-to-Digital Converter

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{ADC_FSR}	Full scale range	V _{REF} = V _{REF1} , actual input limited to V _{REG18}	−0.2			1.666 x V _{REF}	V
		V _{REF} = V _{REG18} , actual input limited to V _{REG18}	−0.2			1.666 x V _{REF}	
B _{ADC_INL} ^{(1) (4)}	Integral nonlinearity (when using V _{REF1} and differential VCn cell voltage measurement mode)	Best fit over 0V to 5.5V	−6.6			6.6	LSB ⁽²⁾
B _{ADC_DNL} ⁽¹⁾	Differential nonlinearity	No missing codes, using differential cell voltage measurement with offset and gain compensated.			±1		LSB ⁽²⁾
B _{ADC_OFF_CELL}	Differential VCn offset error	Using differential cell voltage mode on VCn pins	−5			5	LSB ⁽²⁾
B _{ADC_OFF_DIV}	Divider offset error	Using divider mode on BAT, VCC and PACK pins	−4		0	4	LSB ⁽³⁾
B _{ADC_OFF_DRIFT_CELL} ⁽¹⁾	Differential VCn offset error drift	Using differential cell voltage mode on VCn pins			0.004	0.07	LSB/°C ⁽²⁾
B _{ADC_GAIN}	Gain	Gain measured over ideal input voltage range, differential VCn cell input mode. Measured and stored in Flash			5410		LSB/V ⁽²⁾
B _{ADC_GAIN_DRIFT} ⁽¹⁾	Gain drift	Gain measured over ideal input voltage range, differential VCn cell input mode. Drift value measured as change in gain over operating temperature range compared to gain at 30°C.	−0.25	−0.025		0.25	LSB/V/°C ⁽²⁾

5.20 Analog-to-Digital Converter (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
K _{SCALE_FACTOR} ⁽¹⁾	Scaling Factor	Post Calibration, VC1–VC0, VC2–VC1, VC3–VC2, VC4–VC3, VC4–PACK	0.198	0.2	0.202	
		Post Calibration, VC4–VSS, VCC–VSS, PACK–VSS	0.032	0.033	0.034	
		Post Calibration, TSx–VSS	0.59	0.6	0.61	
R _{ADC_IN_CELL} ⁽¹⁾	Effective input resistance	Differential VCn cell input mode when measuring	180			kΩ
I _{LKG}	VCELLn Input Leakage	No active ADC measurement, no cell balancing activity.			0.5	μA

(1) Specified by characterization. Not production tested

(2) The 16-bit LSB size of the differential VCn cell voltage measurement is given by $1 \text{ LSB} = 5 \times V_{REF1} / 2^{N-1} \approx 5 \times 1.2 / 2^{15} = 183 \mu\text{V}$

(3) The 16-bit LSB size of the divider voltage measurement is given by $1 \text{ LSB} = 30 \times (5/3) \times V_{REF1} / 2^{N-1} \approx 50 \times 1.2 / 2^{15} = 1.8 \text{mV}$

(4) Average effective differential input resistance with device operating in NORMAL mode, cell balancing disabled, three or more thermistors in use, and a 5V differential voltage applied.

5.21 ADC Digital Filter

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{ADC_CONV} ⁽²⁾	Conversion-time	Single conversion	2.93		ms
B_{ADC_RES}	ADC Resolution	No missing codes	16		bits
B_{ADC_ER} ⁽¹⁾	Effective Resolution	Single conversion, $t_{ADC_CONV} = 2.93\text{ms}$	13.5	15	bits

(1) Effective resolution is defined as the resolution such that the data exhibits 1-sigma variation within ± 1 -LSB.

(2) Timing accuracy is relative to the F_{LFO} accuracy.

5.22 CHG, DSG High-side NFET Drivers

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{FETON}	CHG pin voltage with respect to BAT, DSG pin voltage with respect to BAT, 5V ≤ V _{BAT} ≤ 28V, V _{PACK} ≤ V _{DSG}	CHG/DSG C _L = 10nF, R _L = 10MΩ, I _{LEAK} = 100nA	8.5	10	12	V
V _{FETON_LOBAT}	CHG pin voltage with respect to BAT, DSG pin voltage with respect to BAT, V _{SWITCHOVER-(MAX)} ≤ V _{BAT} < 5V, V _{PACK} ≤ V _{DSG}	T _A = -25°C to 65°C, CHG/DSG C _L = 10nF, R _L = 10MΩ, I _{LEAK} = 100nA	3.95		12	V

5.22 CHG, DSG High-side NFET Drivers (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{FETON_LOBAT}	CHG pin voltage with respect to BAT, DSG pin voltage with respect to BAT, V _{SWITCHOVER-(MAX)} ≤ V _{BAT} < 5V, V _{PACK} ≤ V _{DSG}	CHG/DSG C _L = 10nF, R _L = 10MΩ, I _{LEAK} = 100nA	3.3		12	V
V _{CHGFETOFF}	CHG off voltage with respect to BAT	CHG/DSG C _L = 10nF, R _L = 10MΩ, steady state value			0.4	V
V _{DSGFETOFF}	DSG off voltage with respect to PACK	CHG/DSG C _L = 10nF, R _L = 10MΩ, steady state value			0.7	V
t _{FET_ON}	CHG and DSG rise time	CHG/DSG C _L = 10nF, R _L = 10MΩ, R _{GATE} = 5.1kΩ, 0V to 4V gate-source overdrive, V _{BAT} = V _{CC} ≥ 3.6V		90	200	μs
t _{FET_OFF}	DSG fall time	V _{BAT} = V _{CC} ≥ 3.6V, DSG C _L = 10nF, R _L = 10MΩ, R _{GATE} = 5.1kΩ, 90% to 15% of V _(FETON)		140	250	μs
		V _{BAT} = V _{CC} < 3.6V, DSG C _L = 10nF, R _L = 10MΩ, R _{GATE} = 5.1kΩ, 90% to 15% of V _(FETON)		140	400	
	CHG fall time	V _{BAT} = V _{CC} ≥ 3.6V, CHG C _L = 10nF, R _L = 10MΩ, R _{GATE} = 5.1kΩ, 90% to 15% of V _(FETON)		110	160	
		V _{BAT} = V _{CC} < 3.6V, CHG C _L = 10nF, R _L = 10MΩ, R _{GATE} = 5.1kΩ, 90% to 15% of V _(FETON)		110	160	

5.23 Precharge (PCHG) FET Drive

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{PCHG_ON}	Output voltage, PCHG on	V _{VCC} − V _{PCHG} , V _{VCC} ≥ 8V, V _{BAT} ≥ 5V	7.5	8.4	9.7	V
		V _{VCC} − V _{PCHG} , 5V ≤ V _{VCC} < 8V, V _{BAT} ≥ 5V, V _{VCC} > V _{BAT}	V _{PACK} − 1.4V _{PACK}			
I _{PULLDOWN}	Current sink capability	PCHG enabled, V _{BAT} = 14.4V	50			μA
t _{R_PCHG} ⁽¹⁾	Turn-on time for PCHG PFET	V _{PCHG} from 10% to 90% V _(PCHG_ON) , V _{BAT} ≥ 8V, C _L = 1nF, 5.1kΩ between PCHG and C _L , 10MΩ between precharge FET gate and source	30			110μs
t _{F_PCHG} ⁽¹⁾	Turn-off time for PCHG PFET	V _{PCHG} from 90% to 10% V _(PCHG_ON) , V _{BAT} ≥ 8V, C _L = 1nF, 5.1kΩ between PCHG and C _L , 10MΩ between precharge FET gate and source	60			200μs

(1) Specified by Design. Not production tested

5.24 FUSE Drive

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	Output voltage high (driving fuse)	V _{BAT} ≥ 8V, C _L = 10nF, 5kΩ load	6	6.5	7	V
V _{OH}	Output voltage high relative to V _{BAT} (driving fuse)	2.7V ≤ V _{BAT} < 8V, C _L = 10nF, 5kΩ load	V _{BAT} −1.5		V _{BAT}	V

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{PD}^{(1)}$	Internal pull-down resistance	FUSE		6		k Ω
V_{IH}	High-level input (fuse detection)	Current into device pin must be limited to maximum 2mA	2			V
V_{IL}	Low-level input (fuse detection)				0.8	V
$C_{IN}^{(1)}$	Input capacitance			1.8		pF
$t_{RISE}^{(1)}$	Output rise time (driving fuse)	$V_{BAT} \geq 8\text{V}$, $C_L = 10\text{nF}$, $R_{SERIES} = 100\Omega$, $R_{LOAD} = 51\text{k}\Omega$, $V_{(OH)} = 10\%$ to 90% of final settled voltage		4.3		μs

(1) Specified by design. Not production tested

5.25 Internal Temperature Sensor

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{TEMP}^{(1)}$	Internal temperature sensor voltage drift	ΔV_{BE} measurement	0.380	0.415	0.450	mV/ $^\circ\text{C}$
		V_{BE} measurement		-1.92		

(1) Specified by design. Not production tested

5.26 TS1, TS2, TS3, TS4

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range	TS1, TS2, TS3, TS4, $V_{BIAS} = V_{REG18}$	-0.2		V_{REG18}	V
R_{TS_PU}	Internal pull-up resistance	TS1, TS2, TS3, Setting for nominal 18k Ω	14.4	18	21.6	k Ω
$R_{TS4_PU}^{(2)}$	Internal pull-up resistance for TS4	TS4	17	18	19	k Ω
$R_{TSx_PU_DRIFT}^{(1)}$	Internal pull-up resistance change over temperature	Change over -40°C to $+85^\circ\text{C}$ vs value at 25°C for nominal 18k Ω	-200		200	Ω

(1) Specified by design. Not production tested

(2) The internal pull-up resistance includes only the resistance between the REG18 pin and the point where the voltage is sensed by the ADC

5.27 Flash Memory

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DR}^{(1)}$	Data retention		10	100		Years
	Flash programming write-cycles ⁽¹⁾		20000			Cycles
$t_{FPWRUP}^{(2)}$	Flash Power Up Time			150	200	μs
$t_{FPWRDOWN}^{(1)}$	Flash Power Down			6	15	μs
$t_{ROWPROG}^{(1)}$	Word (128 bits) programming time			100		μs

5.27 Flash Memory (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{MASSERASE}$ (1)	Mass-erase time			14	500	ms
$t_{SECTORERASE}$ (1)	Sector-erase time			14	500	ms

- (1) Specified by design. Not production tested
(2) Confirmed by Characterization. Not production tested

5.28 OT, SCD, OCC, OCD1, OCD2 Protection Thresholds (SCOMP)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{OT} (2)	Overtemperature (OT) detection resistance threshold	OT threshold range		893 to 108000		Ω
		OT threshold = 35°C		7200		
		OT threshold = 40°C		6000		
		OT threshold = 45°C		4909		
		OT threshold = 50°C		4154		
		OT threshold = 55°C		3600		
		OT threshold = 60°C		3000		
		OT threshold = 65°C		2571		
		OT threshold = 70°C		2250		
		OT threshold = 75°C		1929		
		OT threshold = 80°C		1662		
		OT threshold = 85°C		1459		
		OT threshold = 90°C		1256		
		OT threshold = 95°C		1102		
		OT threshold = 100°C		973		
		OT threshold = 105°C		893		
R_{OT_ACC} (1)	Overtemperature detection resistance threshold accuracy	$T_A = -25^\circ\text{C}$ to 65°C	-4		4	%
		$T_A = -40^\circ\text{C}$ to 85°C	-6		6	
V_{SCD}	Short circuit in discharge (SCD) voltage threshold range	Nominal setting, threshold based on $V_{SRP} - V_{SRN}$	-10		-250	mV
ΔV_{SCD}	SCD detection threshold voltage program step	$V_{SCD} = V_{SRP} - V_{SRN}$		-2.5		mV
V_{SCD_ACC}	Short circuit in discharge voltage threshold detection accuracy	$T_A = -25^\circ\text{C}$ to 65°C , $ V_{SCD} < 20\text{mV}$	-20		20	% of nominal threshold
		$T_A = -25^\circ\text{C}$ to 65°C , $ V_{SCD} \geq 20\text{mV}$	-10		10	
		$T_A = -40^\circ\text{C}$ to 85°C , $ V_{SCD} < 20\text{mV}$	-40		40	
		$T_A = -40^\circ\text{C}$ to 85°C , $ V_{SCD} \geq 20\text{mV}$	-15		15	
V_{OCC}	Overcurrent in charge (OCC) voltage threshold range	Nominal setting, threshold based on $V_{SRP} - V_{SRN}$	2		254	mV
ΔV_{OCC}	OCC detection threshold voltage program step	$V_{OCC} = V_{SRP} - V_{SRN}$		2		mV
V_{OCDx}	Overcurrent in discharge (OCD1, OCD2) voltage threshold ranges	Nominal settings, thresholds based on $V_{SRP} - V_{SRN}$	-2		-254	mV
ΔV_{OCDx}	OCDx detection threshold voltage program step	$V_{OCDx} = V_{SRP} - V_{SRN}$		-2		mV

BQ41Z50

SLUSFB5A – JUNE 2024 – REVISED APRIL 2025

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OC_ACC}	Overcurrent (OCC, OCD1, OCD2) detection voltage threshold accuracy	$ \text{Threshold} < 20\text{mV}$	-1.5		1.5	mV
		$20\text{mV} \leq \text{Threshold} \leq 56\text{mV}$	-4		4	
		$56\text{mV} \leq \text{Threshold} \leq 100\text{mV}$	-5		5	
		$ \text{Threshold} > 100\text{mV}$	-5		5	

- (1) Specified by characterization. Not production tested.
(2) Expected temperature threshold using a 103AT NTC thermistor

5.29 OT, SCD, OCC, OCD1, OCD2 Protection Timing (SCOMP)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{OT} ^{(1) (2)}	OT detection delay time	$t_{OT} = 0.0011 + 1 \times \text{Over Temperature Delay}^{(3)}$	1		31	s
t_{SCD} ^{(1) (2)}	SCD detection delay time	$t_{SCD} = \text{Short Circuit Discharge Delay}[5:1]^{(3)} \times 91.5 + \text{Short Circuit Discharge Delay}[0]^{(3)} \times 30.5 + 61$	91.5		2928	μs
t_{OCC} ^{(1) (2)}	OCC detection delay time	$t_{OCC} = (1 + \text{OCC 1 Delay}^{(3)}) \times 0.55$	1.1		1126.4	ms
t_{OCD1} ^{(1) (2)}	OCD1 detection delay time	$t_{OCD1} = (1 + \text{OCD 1 Delay}^{(3)}) \times 0.55$	1.1		1126.4	ms
t_{OCD2} ^{(1) (2)}	OCD2 detection delay time	$t_{OCD2} = (1 + \text{OCD 2 Delay}^{(3)}) \times 0.55$	1.1		1126.4	ms

- (1) Specified by design. Not production tested
(2) Not including LFO frequency error
(3) Firmware-based parameter. The data flash configuration value can be changed in FULL ACCESS mode and is locked in SEALED mode. Refer to the [BQ41Z50 Technical Reference Manual](#).

5.30 GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GPIO1, GPIO2						
V_{IN}	Input voltage range	GPIO1, GPIO2	-0.2		V_{REG18}	V
V_{IH}	High-level input voltage	GPIO1, GPIO2	$0.7 \times V_{REG18}$			V
V_{IL}	Low-level input voltage	GPIO1, GPIO2			$0.3 \times V_{REG18}$	V
V_{IOHYS} ⁽¹⁾	Hysteresis of Input	GPIO1, GPIO2	75			mV
V_{OH}	Output voltage high	GPIO1, GPIO2: $I_{OH} = -450\mu\text{A}$	$0.85 \times V_{REG18}$			V
V_{OL}	Output voltage low	GPIO1, GPIO2: $I_{OH} = 1\text{mA}$			0.35	V
R_{PD}	Internal pull-down resistance	GPIO1, GPIO2	15	20	30	k Ω
R_{PU}	Internal pull-up resistance	GPIO1, GPIO2	15	20	30	k Ω
C_I ⁽¹⁾	Input capacitance	GPIO1, GPIO2		1.5		pF
I_{Lkg} ⁽¹⁾	Input leakage current	GPIO1, GPIO2		1	2	μA
GPIO3						
V_{IN}	Input voltage range	GPIO3	-0.2		5.5	V

5.30 GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7 (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	High-level input voltage	$0.7 \times V_{REG18}$			V
V_{IL}	Low-level input voltage	$0.3 \times V_{REG18}$			V
$V_{IOHYS}^{(1)}$	Hysteresis of Input	75			mV
V_{OL}	Output voltage low	GPIO3: $I_{OH} = 3\text{mA}$			0.35 V
R_{BUSPD}	Internal weak pull-down resistance	GPIO3, Always ON			1 3 5 MΩ
R_{PD}	Internal pull-down resistance	GPIO3			35 40 50 kΩ
$C_I^{(1)}$	Input capacitance	GPIO3			1.8 pF
$I_{lkg}^{(1)}$	Input leakage current	GPIO3, including always on R_{BUSPD} pull-down			0.5 2 μA

GPIO4, GPIO5, GPIO6, GPIO7 (GPIO mode enabled, LED mode disabled)

V _{IN}	Input voltage range	GPIO4, GPIO5, GPIO6, GPIO7: Used as open drain GPIO (internal weak pull-up disabled)	-0.2	5.5	V	
		GPIO4, GPIO5, GPIO6, GPIO7: Used as push-pull GPIO (internal weak pull-up enabled)	-0.2	V _{REG18}		
V _{IH}	High-level input voltage	GPIO4, GPIO5, GPIO6, GPIO7	0.7 ×	V _{REG18}	V	
V _{IL}	Low-level input voltage	GPIO4, GPIO5, GPIO6, GPIO7		0.3 x V _{REG18}	V	
V _{IOHYS} ⁽¹⁾	Hysteresis of Input	GPIO4, GPIO5, GPIO6, GPIO7	75		mV	
V _{OH}	Output voltage high	GPIO4, GPIO5, GPIO6, GPIO7: I _{OH} = -1mA	0.7 ×	V _{REG18}	V	
V _{OL}	Output voltage low	GPIO4, GPIO5, GPIO6, GPIO7: I _{OL} = 3mA		0.3 × V _{REG18}	V	
R _{WKPD}	Internal weak pull-down resistance	GPIO4, GPIO5, GPIO6, GPIO7	0.8	1	1.2	MΩ
R _{WKPU}	Internal weak pull-up resistance	GPIO4, GPIO5, GPIO6, GPIO7	0.8	1	1.2	MΩ
C _I ⁽¹⁾	Input capacitance	GPIO4, GPIO5, GPIO6, GPIO7		5		pF
I _{IQA} ⁽¹⁾	Input leakage current	GPIO4, GPIO5, GPIO6, GPIO7		1	2	μA

(1) Specified by design. Not production tested

5.31 Elliptical Curve Cryptography (ECC)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{ECC}^{(1)}$	EC-KCDSA signature signing time	From challenge received from host to data ready to be read by host device			100 ms

(1) Specified by design. Not production tested

5.32 SMBus Interface Timing

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SMBus 100kHz					

5.32 SMBus Interface Timing (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{SMB}	SMBus operating frequency	TARGET mode, SMBC 50% duty cycle	10		100	kHz
f_{MAS}	SMBus host clock frequency		10		100	kHz
t_{BUF}	Bus free time between start and stop		4.7			μs
$t_{HD:START}$	Hold time after (repeated) start		4			μs
$t_{SU:START}$	Repeated start setup time		4.7			μs
$t_{SU:STOP}$	Stop setup time		4			μs
$t_{HD:DATA}$	Data hold time		0			ns
$t_{SU:DATA}$	Data setup time		250			ns
$t_{TIMEOUT}$	Error signal detect time		25		35	ms
t_{LOW}	Clock low period		4.7			μs
t_{HIGH}	Clock high period		4		50	μs
$t_{LOW(SEXT)}$	Cumulative clock low target extend time				25	ms
$t_{LOW(MEXT)}$	Cumulative clock low host extend time				10	ms
t_F	Clock fall time	$V_{IH}(\text{MIN}) + 0.15$ to $V_{IL}(\text{MAX}) - 0.15$			300	ns
t_R	Clock rise time	$V_{IL}(\text{MAX}) - 0.15$ to $V_{IH}(\text{MIN}) + 0.15$			1000	ns
t_{BUSLO}	Max SMBC/SMBD Low (BUSLO) Signal Detect Time by device	SBS Configuration [BLT1, BLT0] ⁽²⁾ = 0x1 to 0x3	1		3	s
Δt_{BUSLO}	BUSLO detect time program step			0.5		s
C_D	Capacitive load for each bus line				400	pF
SMBus 400kHz						
f_{SMB}	SMBus operating frequency	TARGET mode, SMBC 50% duty cycle	10		400	kHz
f_{MAS}	SMBus host clock frequency		10		400	kHz
t_{BUF}	Bus free time between start and stop		1.3			μs
$t_{HD:START}$	Hold time after (repeated) start		0.6			μs
$t_{SU:START}$	Repeated start setup time		0.6			μs
$t_{SU:STOP}$	Stop setup time		0.6			μs
$t_{HD:DATA}$	Data hold time		0			ns
$t_{SU:DATA}$	Data setup time		100			ns
$t_{TIMEOUT}$	Error signal detect time		25		35	ms
t_{LOW}	Clock low period		1.3			μs
t_{HIGH}	Clock high period		0.6		50	μs
$t_{LOW(SEXT)}$	Cumulative clock low target extend time				25	ms


5.32 SMBus Interface Timing (continued)

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽¹⁾


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{LOW(MEXT)}	Cumulative clock low host extend time				10	ms
t _F	Clock fall time	V _{IH} (MIN) + 0.15 to V _{IL} (MAX) – 0.15			300	ns
t _R	Clock rise time	V _{IL} (MAX) – 0.15 to V _{IH} (MIN) + 0.15			300	ns
t _{BUSLO}	Max SMBC/SMBD Low (BUSLO) Signal Detect Time by device	SBS Configuration [BLT1, BLT0] ⁽²⁾ = 0x1 to 0x3	1		3	s
Δt _{BUSLO}	BUSLO detect time program step			0.5		s
C _D	Capacitive load for each bus line				400	pF
SMBus 1MHz						
f _{SMB}	SMBus operating frequency	TARGET mode, SMBC 50% duty cycle	10		1000	kHz
f _{MAS}	SMBus host clock frequency		10		1000	kHz
t _{BUF}	Bus free time between start and stop		0.5			μs
t _{HD:START}	Hold time after (repeated) start		0.26			μs
t _{SU:START}	Repeated start setup time		0.26			μs
t _{SU:STOP}	Stop setup time		0.26			μs
t _{HD:DATA}	Data hold time		0			ns
t _{SU:DATA}	Data setup time		50			ns
t _{TIMEOUT}	Error signal detect time		25		35	ms
t _{LOW}	Clock low period		0.5			μs
t _{HIGH}	Clock high period		0.26		50	μs
t _{LOW(SEXT)}	Cumulative clock low target extend time				25	ms
t _{LOW(MEXT)}	Cumulative clock low host extend time				10	ms
t _F	Clock fall time	V _{IH} (MIN) + 0.15 to V _{IL} (MAX) – 0.15			120	ns
t _R	Clock rise time	V _{IL} (MAX) – 0.15 to V _{IH} (MIN) + 0.15			120	ns
t _{BUSLO}	Max SMBC/SMBD Low (BUSLO) Signal Detect Time by device	SBS Configuration [BLT1, BLT0] ⁽²⁾ = 0x1 to 0x3	1		3	s
Δt _{BUSLO}	BUSLO detect time program step			0.5		s
C _D	Capacitive load for each bus line				100	pF

(1) Specified by design. Not production tested


(2) Firmware-based parameter. The data flash configuration value can be changed in FULL ACCESS mode and is locked in SEALED mode. Refer to the [BQ41Z50 Technical Reference Manual](#).




Start and Stop Condition



Wait and Hold Condition



Timeout Condition



Repeated Start Condition

Figure 5-1. SMBus Timing Diagram

5.33 Typical Characteristics




Figure 5-2. Low-Frequency Oscillator Drift vs. Temperature




Figure 5-3. High-Frequency Oscillator Drift vs. Temperature






Figure 5-4. CC Offset Error vs. Temperature




Differential cell input mode

Figure 5-5. ADC Offset Error vs. Temperature




Differential cell input mode

Figure 5-6. ADC Gain vs. Temperature



ΔV_{BE} measurement

Figure 5-7. Internal Temperature Sensor Voltage Drift vs. Temperature



Data collected with 103AT-2 NTC

Figure 5-8. Overtemperature Protection Threshold vs. Die Temperature




Figure 5-9. Short Circuit Discharge Protection Threshold vs. Temperature




Figure 5-10. Short Circuit Discharge Protection Threshold vs. Temperature




Figure 5-11. Overcurrent Charge Protection Threshold vs. Temperature





Figure 5-12. Overcurrent Discharge Protection Threshold vs. Temperature



Includes internal delay and LFO error

Figure 5-13. Current Wake Delay Time Error vs. Temperature




Figure 5-14. Overtemperature Delay Time Error vs. Temperature




Figure 5-15. Short Circuit Discharge Delay Time Error vs. Temperature





Figure 5-16. Overcurrent Protections Delay Time Error vs. Temperature

6.1 Overview

The BQ41Z50 device, incorporating patented Dynamic Z-Track™ technology, is a highly integrated device that employs flash-based firmware and integrated hardware protection to provide a complete solution for battery stack architectures with 2-series to 4-series cells and processes instructions and data using a state-of-the-art, ultra-low-power 32-bit RISC processor. This fully integrated, single-chip, pack-based solution measures and maintains an accurate record of available capacity, voltage, current, temperature, and other critical parameters in Li-ion or Li-polymer batteries, including a diagnostic lifetime data monitor and black box recorder, and reports this information to the system host controller over an SMBus v3.2 compatible interface.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Primary (1st Level) Safety Features

The BQ41Z50 supports a wide range of battery and system protection features that can easily be configured.

The primary safety features include:

- Cell Undervoltage (CUV)
- Cell Overvoltage (COV)
- AFE Overtemperature (OT)
- Short Circuit in Discharge (SCD)
- Overcurrent in Charge (OCC)
- Overcurrent in Discharge 1 (OCD1)
- Overcurrent in Discharge 2 (OCD2)
- Overtemperature in Charge (OTC)
- Overtemperature in Discharge (OTD)
- Overtemperature FET (OTF)
- Undertemperature in Charge (UTC)
- Undertemperature in Discharge (UTD)
- Host Watchdog (HWD)
- Precharge Timeout (PTO)
- Charge Timeout (CTO)
- Overcharge (OC)
- Overcharging Voltage (CHGV)
- Overcharging Current (CHGC)
- Over Pre-Charging Current (PCHGC)

6.3.2 Secondary (2nd Level) Safety Features

The secondary safety features of the BQ41Z50 can be used to indicate more serious faults via the FUSE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging.

The secondary safety features provide protection against:

- Safety Cell Undervoltage (SUV)
- Safety Cell Overvoltage (SOV)
- Safety Pack Overvoltage (SOVP)
- Safety Overcurrent in Charge (SOCC)
- Safety Overcurrent in Discharge (SOCD)
- Safety Overtemperature (SOT)
- Safety Overtemperature FET (SOF)
- Open Wire Detection (OWD)
- Open Thermistor
- Voltage Imbalance at Rest (VIMR)
- Voltage Imbalance Active (VIMA)
- CHG FET Failure (CFET)
- DSG FET Failure (DFET)
- Over Precharge Capacity (OPC)
- Fuse Failure (FUSE)
- AFE Register Failure (AFER)
- AFE Communication Failure (AFEC)
- Second Level Protector Trip (2LVL)
- Instruction Flash Checksum Failure (IFC)
- Open Cell Connection (OPNCELL)
- Data Flash Wearout Failure (DFW)

6.3.3 Charge Control Features

The BQ41Z50 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Allows for splitting the standard temperature range into two sub-ranges and allows for varying the charging current according to the cell voltage to handle more complex charging profiles
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Reduces the charge difference of the battery cells in fully charged state of the battery pack gradually using a voltage-based cell balancing algorithm during charging. A voltage threshold can be set up for cell balancing to be active. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination.
- Supports pre-charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicates charge status via charge and discharge alarms

6.3.4 Gas Gauging

The BQ41Z50 uses the Dynamic Z-Track™ algorithm to measure and calculate the available capacity in battery cells. The BQ41Z50 accumulates a measure of charge and discharge currents and compensates the charge current measurement for the temperature, state-of-charge, and relaxation time constants of the battery. The BQ41Z50 estimates self-discharge of the battery and also adjusts the self-discharge estimation based on temperature. The device also has TURBO mode support, which enables the BQ41Z50 to provide the necessary data for the MCU to determine what level of peak power consumption can be applied without causing a system reset or transient battery voltage level spike to trigger termination flags.

For more information on the theory and implementation of the Dynamic Z-Track™ algorithm, refer to the [DZT App Note](#).

6.3.5 Lifetime Data Logging Features

The BQ41Z50 offers lifetime data logging for several critical battery parameters. The following parameters are updated every 10 hours if a difference is detected between values in RAM and data flash:

- Maximum and Minimum Cell Voltages
- Maximum Delta Cell Voltage
- Maximum Charge Current
- Maximum Discharge Current
- Maximum Average Discharge Current
- Maximum Average Discharge Power
- Maximum and Minimum Cell Temperature
- Maximum Delta Cell Temperature
- Maximum and Minimum Internal Sensor Temperature
- Maximum FET Temperature
- Number of Safety Events Occurrences and the Last Cycle of the Occurrence
- Number of Valid Charge Termination and the Last Cycle of the Valid Charge Termination
- Number of Qmax and Ra Updates and the Last Cycle of the Qmax and Ra Updates
- Number of Shutdown Events
- Cell Balancing Time for Each Cell (This data is updated every 2 hours if a difference is detected.)
- Total FW Runtime and Time Spent in Each Temperature Range (This data is updated every 2 hours if a difference is detected.)

6.3.6 Authentication

In addition to SHA-1- and SHA-2-based authentication, the BQ41Z50 device supports authentication by the host with Elliptic Curve Cryptography (ECC), which uses 233-bit key system for the authentication process. The BQ41Z50 device employs the EC-KCDSA variant of ECC authentication. Additionally, the ECC private key is

required to be stored only in the Battery Pack Manager, which makes ECC-based key management more simple and secure. The signing time would be less than 100ms and the FW architecture to support this response time enables an additional level of protection.

For additional information on ECC authentication on the BQ41Z50 device, refer to the [ECC App Note](#).

6.3.7 Configuration

6.3.7.1 Oscillator Function

The BQ41Z50 fully integrates the system oscillators and does not require any external components to support this feature.

6.3.7.2 Real Time Clock

The BQ41Z50 includes a Real Time Clock (RTC) that can provide the following information:

- Calendar
 - 4-digit year with automatic leap-year adjustment
 - Month
 - Day of the month
 - Day of the week
- Time of Day
 - Hours (24-hour format with optional daylight savings adjustment)
 - Minutes
 - Seconds

The RTC is sourced from the integrated low frequency oscillator and can be enabled in all power modes except SHUTDOWN.

6.3.7.3 System Present Operation

The BQ41Z50 checks the $\overline{\text{PRES}}$ pin periodically (250ms). If $\overline{\text{PRES}}$ input is pulled to ground by the external system, the BQ41Z50 detects this as system present.

6.3.7.4 Emergency Shutdown

For battery maintenance, the emergency shutdown feature enables a push button action connecting the $\overline{\text{SHUTDOWN}}$ pin to shutdown an embedded battery pack system before removing the battery. A high-to-low transition of the $\overline{\text{SHUTDOWN}}$ pin signals the BQ41Z50 to turn off both CHG and DSG FETs, disconnecting the power from the system to safely remove the battery pack. The CHG and DSG FETs can be turned on again by another high-to-low transition detected by the $\overline{\text{SHUTDOWN}}$ pin or when a data flash configurable timeout is reached.

6.3.7.5 2-Series, 3-Series, or 4-Series Cell Configuration

In a 2-series cell configuration, VC4 is shorted to VC3 and VC2. In a 3-series cell configuration, VC4 is shorted to VC3.

6.3.7.6 Cell Balancing

The device supports cell balancing by bypassing the current of each cell during charging or at rest. If the device's internal bypass is used, up to 25mA can be bypassed and multiple cells can be bypassed at the same time. Higher cell balance current can be achieved by using an external cell balancing circuit. In external cell balancing mode, only one cell at a time can be balanced.

The cell balancing algorithm determines the amount of charge needed to be bypassed to balance the capacity of all cells.

6.3.7.7 LED Display

The BQ41Z50 has internal current sinks to support a 3-segment LED display for remaining capacity indication and/or a permanent fail (PF) error code indication. An external LDO must be used to drive the LED display.

6.3.8 Battery Parameter Measurements

6.3.8.1 Charge and Discharge Counting

The BQ41Z50 uses an integrating delta-sigma analog-to-digital converter (ADC) for coulomb and current measurement and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement. The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN terminals, which should be connected so that the BQ41Z50 detects charge activity when $V_{SR} = V_{SRP} - V_{SRN}$ is positive and discharge activity when $V_{SR} = V_{SRP} - V_{SRN}$ is negative. The integrating ADC measures bipolar signals from $-0.2V$ to $0.2V$. Using the internal low frequency oscillator, the BQ41Z50 continuously integrates the signal over time.

6.3.8.2 Voltage

The BQ41Z50 updates the individual series cell voltages at 250-millisecond intervals. The internal ADC of the BQ41Z50 measures the voltage then scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for Dynamic Z-Track™ gas gauging.

6.3.8.3 Current

The BQ41Z50 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a $0.5m\Omega$ to $3m\Omega$ typ. sense resistor.

6.3.8.4 Temperature

The BQ41Z50 has an internal temperature sensor and inputs for four external temperature sensors. All five temperature sensor options can be individually enabled and configured for cell or FET temperature usage. Two configurable thermistor models are provided to allow the monitoring of cell temperature in addition to FET temperature, which use a different thermistor profile.

TS4 is used as the temperature input to the hardware fault detection (SCOMP) block for the AFE overtemperature (OT) primary safety feature. If the AFE OT protection is used, connect an external thermistor between the TS4 pin and VSS.

6.3.8.5 Communications

The BQ41Z50 supports the two-wire SMBus v3.2 interface with packet error checking (PEC) options per the SBS specification.

6.3.8.5.1 SMBus On and Off State

The BQ41Z50 detects an SMBus off state when SMBC and SMBD are low for one or more seconds. Clearing this state requires that either SMBC or SMBD transition high. The communication bus will resume activity within 1ms.

6.3.8.5.2 SBS Commands

See the [BQ41Z50 Technical Reference Manual](#) for further details.

6.4 Device Functional Modes

The BQ41Z50 supports multiple power modes to reduce power consumption:

- In NORMAL mode, the BQ41Z50 performs measurements, calculations, protection decisions, and data updates in 250ms intervals. Between these intervals, the BQ41Z50 is in a reduced power stage.
- In SLEEP mode, the BQ41Z50 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the BQ41Z50 is in a reduced power stage. The BQ41Z50 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In SHUTDOWN mode, the BQ41Z50 is completely disabled.

7.2.1 Design Requirements

Table 7-1 shows the default settings for the main parameters. Use the bqStudio tool to update the settings to meet the specific application or battery pack configuration requirements.

The device should be calibrated before any gauging test. Follow the bqStudio **Calibration** page to calibrate the device, and use the bqStudio **Chemistry** page to update the match chemistry profile to the device.

Table 7-1. Design Parameters

DESIGN PARAMETER	EXAMPLE
Cell Configuration	3S1P (3-series with 1-parallel) ⁽¹⁾
Design Capacity	4400mAh
Device Chemistry	1210 (LiCoO ₂ /graphitized carbon)
Cell Overvoltage at Standard Temperature	4300mV
Cell Undervoltage	2500mV
Shutdown Voltage	2300mV
Overcurrent in CHARGE Mode	6000mA
Overcurrent in DISCHARGE Mode	–6000mA
Short Circuit in DISCHARGE Mode	0.1V/R _{Sense} across SRP, SRN
Safety Overvoltage	4500mV
Cell Balancing	Disabled
Internal and External Temperature Sensor	External Temperature Sensor is used.
Undertemperature Charging	0°C
Undertemperature Discharging	0°C
BROADCAST Mode	Disabled

(1) When using the device the first time, if a 2S battery pack is used, then a charger or power supply should be connected to the PACK+ terminal to prevent device shutdown. Then update the cell configuration before removing the charger connection.

7.2.2 Detailed Design Procedure

7.2.2.1 High-Current Path

The high-current path begins at the PACK+ terminal of the battery pack. As charge current travels from the PACK+ terminal, it finds its way through protection FETs, a chemical fuse, the lithium-ion cells and cell connections, the sense resistor, and then returns to the PACK– terminal (see [Figure 7-2](#)). In addition, some components are placed across the PACK+ and PACK– terminals to reduce effects from electrostatic discharge.

7.2.2.1.1 Protection FETs

Select the N-channel charge and discharge FETs for a given application. Most portable battery applications are a good match for the CSD17308Q3. For more information, please see [CSD17308Q3 30-V N-Channel NexFET™ Power MOSFETs](#). The TI CSD17308Q3 is a 47A, 30-V device with R_{DS(ON)} of 8.2mΩ when the gate drive voltage is 8V.

If a precharge FET is used, R2 is calculated to limit the precharge current to the desired rate. Be sure to account for the power dissipation of the series resistor. The precharge current is limited to $(V_{\text{CHARGER}} - V_{\text{BAT}})/R2$ and maximum power dissipation is $(V_{\text{CHARGER}} - V_{\text{BAT}})^2/R2$.

The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open.

Capacitors C1 and C2 help protect the FETs during an ESD event. Using two devices ensures normal operation if one becomes shorted. To have good ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both C1 and C2 are adequate to hold off the applied voltage if one of the capacitors becomes shorted.




Figure 7-2. BQ41Z50 Protection FETs

7.2.2.1.2 Chemical Fuse

The chemical fuse (Dexerials, Uchihashi, and so forth) is ignited under command from either the BQ296103 secondary voltage protection IC or the FUSE pin of the BQ41Z50 gas gauge. For more information, please see [BQ296xxx Overvoltage Protection for 2-Series, 3-Series, and 4-Series Cell Li-Ion Batteries with Regulated Output Supply](#). Either of these events applies a positive voltage to the gate of Q6, shown in [Figure 7-3](#), which then sinks current from the third terminal of the fuse causing it to ignite and open permanently.

It is important to carefully review the fuse specifications and match the required ignition current to that available from the N-channel FET. Ensure that the proper voltage, current, and $R_{DS(ON)}$ ratings are used for this device. The fuse control circuit is discussed in detail in [Section 7.2.2.2.5](#).




Figure 7-3. FUSE Circuit

7.2.2.1.3 Lithium-Ion Cell Connections

The important part to remember about the cell connections is that high current flows through the top and bottom connections; therefore, the voltage sense leads at these points must be made with a Kelvin connection to avoid any errors due to a drop in the high-current copper trace. The location marked 4P in [Figure 7-4](#) indicates the Kelvin connection of the most positive battery node. The single-point connection at 1N to the low-current ground is needed to avoid an undesired voltage drop through long traces while the gas gauge is measuring the bottom cell voltage.




Figure 7-4. Lithium-Ion Cell Connections

7.2.2.1.4 Sense Resistor

As with the cell connections, the quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50ppm in order to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the BQ41Z50. Select the smallest value possible to minimize the negative voltage generated on the BQ41Z50 V_{SS} node(s) during a short circuit. This pin has an absolute minimum of $-0.3V$. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a $0.5m\Omega$ to $3m\Omega$ sense resistor.




Figure 7-5. Sense Resistor

7.2.2.1.5 ESD Mitigation

A pair of series $0.1\mu F$ ceramic capacitors is placed across the PACK+ and PACK– terminals to help in the mitigation of external electrostatic discharges. The two devices in series ensure continued operation of the pack if one of the capacitors becomes shorted.

Optionally, a tranzorb such as the SMBJ2A or a spark gap can be placed across the terminals to further improve ESD immunity.

7.2.2.2 Gas Gauge Circuit

The gas gauge circuit includes the BQ41Z50 and its peripheral components. These components are divided into the following groups: Coulomb Counter Differential Low-Pass Filter, LDOs, System Present, SMBus Communication, FUSE circuit, and LEDs.

7.2.2.2.1 Coulomb-Counting Interface

The BQ41Z50 uses an integrating delta-sigma ADC for current measurements. Add 100Ω resistors (R35 and R36) from the sense resistor to the SRP and SRN inputs of the device. Place a 0.1μF (C20) filter capacitor across the SRP and SRN inputs. Optional 0.1μF filter capacitors can be added at the SRP and SRN inputs of the device for additional noise filtering if required for your circuit.




Figure 7-6. Differential Filter

7.2.2.2.2 Low-dropout Regulators (LDOs)

The BQ41Z50 includes two low dropout regulators to support the device: REG18 and REG135.




Figure 7-7. External Capacitors for LDOs

7.2.2.2.1 REG18

A 1 μ F capacitor (C14) is required to be connected as close to the REG18 pin as possible for optimal operation.

There is output short protection of the LDO.

The REG18 pin is available to be used external to the device to power other circuits but is limited to the maximum current of $I_{REG18EXT}$.

7.2.2.2.2 REG135

A 1 μ F capacitor (C13) is required to be connected as close to the REG135 pin as possible for optimal operation.

The REG135 output is not available to be used by external circuits.

7.2.2.2.3 System Present

The system present signal is used to inform the gas gauge whether the pack is installed into or removed from the system. In the host system, this pin is grounded. The BQ41Z50 $\overline{PRES}$ pin is occasionally sampled to test for system present for applications with a removable battery pack. To save power, the internal weak pull-up on the $\overline{PRES}$ pin is used by the gas gauge during a brief sampling pulse once per 250ms. A resistor can be used to pull the signal low and the total resistance must be no greater than 340k Ω to ensure the test pulse is lower than the VIL limit. The pullup voltage is sourced from REG18.




Figure 7-8. System Present Pull-Down Resistor

Because the system present signal is part of the pack connector interface to the outside world, it must be protected from external electrostatic discharge events. The $\overline{PRES}$ pin has integrated ESD protection circuits. However, an ESD TVS diode (U3), such as TPD1E10B06 with a 30kV ESD contact rating, can be used to provide supplemental protection against such events.




Figure 7-9. System Present ESD and Short Protection

7.2.2.2.4 SMBus Communication

The SMBus clock and data pins have integrated high-voltage ESD protection circuits, however, adding a Zener diode or ESD TVS diode (U5 and U6) provides more robust ESD performance.

The $\overline{\text{ALERT}}$ pin also has integrated high-voltage ESD protection circuits. Similar to the SMBus pins, a Zener diode or ESD TVS diode (U2) can be added for more robust ESD performance.

The SMBus clock and data lines have internal pulldowns. When the gas gauge senses that both lines are low (such as during removal of the pack), the device goes into SLEEP mode to conserve power.




Figure 7-10. ESD Protection for SMB Communication

7.2.2.2.5 FUSE Circuitry

The FUSE pin of the BQ41Z50 is designed to ignite the chemical fuse if one of the various safety criteria is violated. The FUSE pin also monitors the state of the secondary-voltage protection IC. Q6 ignites the chemical fuse when its gate is high. The 6.5V output of the BQ41Z50 is divided by R24 and R25, which provides adequate gate drive for Q6 while guarding against excessive back current into the BQ296103 if the FUSE signal is high.

Using C5 is generally a good practice, especially for RFI immunity. C5 may be removed, if desired, because the chemical fuse is a comparatively slow device and is not affected by any sub-microsecond glitches that come from the FUSE output during the cell connection process.

If the FUSE output is not used, it should be connected to VSS.

7.2.2.3.1 Cell and Battery Inputs

The integrated cell balancing FETs allow the AFE to bypass cell current around a given cell or numerous cells, effectively balancing the entire battery stack. External series resistors placed between the cell connections and the VCx pins set the balancing current magnitude. The internal FETs provide a typical 95Ω resistance. Series input resistors between 100 Ω and 1 kΩ are recommended for effective cell balancing.

Also, as described in [Section 7.2.2.1](#), the top and bottom nodes of the cells must be sensed at the battery connections with a Kelvin connection to prevent voltage sensing errors caused by a drop in the high-current PCB copper.




Figure 7-11. FUSE Circuit




Figure 7-12. Cell and BAT Inputs

7.2.2.3.2 External Cell Balancing

Internal cell balancing can only support up to 25mA. External cell balancing provide as another option for faster cell balancing. For details, refer to the [Fast Cell Balancing Using External MOSFET Application Note](#).

7.2.2.3.3 PACK and FET Control

The PACK and V_{CC} inputs provide power to the BQ41Z50 from the charger. The PACK input also provides a method to measure and detect the presence of a charger.




Figure 7-13. BQ41Z50 PACK and FET Control

The N-channel charge and discharge FETs are controlled with 5.1k Ω series gate resistors, which provide a switching time constant of a few microseconds. The 10M Ω resistors ensure that the FETs are off in the event of an open connection to the FET drivers.

Q4 is provided to protect the discharge FET (Q3) in the event of a reverse-connected charger. Without Q4, Q3 can be driven into its linear region and suffer severe damage if the PACK+ input becomes slightly negative. Q4 turns on in that case to protect Q3 by shorting its gate to source. To use the simple ground gate circuit, the FET must have a low gate turn-on threshold. If it is desired to use a more standard device, such as the 2N7002 from the reference schematic, the gate should be biased up to 3.3 V with a high-value resistor.

The BQ41Z50 device has the capability to provide a current-limited charging path typically used for low battery voltage or low temperature charging. The BQ41Z50 device uses an external P-channel, precharge FET (Q1) controlled by PCHG.

7.2.2.3.4 Temperature Measurement

For the BQ41Z50 device, TS1, TS2, TS3, and TS4 provide thermistor drive-under firmware control. Each pin can be enabled with an integrated 18k Ω (typical) linearization pull-up resistor to support the use of a 10k Ω at 25°C NTC external thermistor such as a Mitsubishi BN35-3H103. The reference design includes four 10k Ω thermistors: RT1, RT2, RT3, and RT4. The BQ41Z50 device supports up to four external thermistors. Connect unused thermistor pins to VSS and configure data flash accordingly to disable measuring temperature on unused thermistor pins.




Figure 7-14. Thermistor Drive

7.2.2.3.5 LEDs

Three LED control outputs provide constant current sinks for the driving external LEDs. These outputs are configured to provide voltage and control for up to 3 LEDs. An external bias voltage is required to drive the LED display. An LDO, such as the [TPS70933DBVR](#), can be used to drive the LED display. Unused LEDCNTLx pins can remain open or they can be connected to VSS via a 20kΩ resistor. If the LED feature is not used, the $\overline{\text{DISP}}$ pin should be left floating or connected to VSS via a 20kΩ resistor.






Figure 7-15. LEDs

7.2.3 Application Curves




This is the average V_{CELL} across four cells.

Figure 7-16. V_{CELL} Measurement Error at 2.5V vs. Temperature




This is the average V_{CELL} across four cells.

Figure 7-17. V_{CELL} Measurement Error at 3.5V vs. Temperature



This is the average V_{CELL} across four cells.

Figure 7-18. V_{CELL} Measurement Error at 4.3V vs. Temperature



$I_{SET} = 1000\text{mA}$

Figure 7-19. Current Measurement Error vs. Temperature

7.3 Configuring Device Firmware

For a walk-through on getting started with the BQ41Z50 device to configure device firmware and tests, refer to the [BQ41Z50 EVM User's Guide](#).

8 Power Supply Recommendations

The device manages its supply voltage dynamically according to the operation conditions. Normally, the BAT input is the primary power source to the device. The BAT pin should be connected to the positive termination of the battery stack. The input voltage for the BAT pin ranges from 3V to 28V.

The VCC pin is the secondary power input, which activates when the BAT voltage falls below minimum VCC. This enables the device to source power from a charger (if present) connected to the PACK pin. The VCC pin should be connected to the common drain of the CHG and DSG FETs. The charger input should be connected to the PACK pin.

The BAT input requires a 1 μ F capacitor connected to VSS and placed as close to the BAT pin as possible. The BAT input also requires a diode between the top of the battery stack and the input capacitor so the input capacitor is not discharged when PACK is shorted to VSS.

The VCC input does not require a capacitor, but if one is added, a 1 μ F capacitor should be connected as close to the VCC pin as possible.

9 Layout

9.1 Layout Guidelines

A battery fuel gauge circuit board is a challenging environment due to the fundamental incompatibility of high-current traces and ultra-low current semiconductor devices. The best way to protect against unwanted trace-to-trace coupling is with a component placement, such as that shown in [Figure 9-1](#), where the high-current section is on the opposite side of the board from the electronic devices. Clearly this is not possible in many situations due to mechanical constraints. Still, every attempt should be made to route high-current traces away from signal traces, which enter the BQ41Z50 directly. IC references and registers can be disturbed and in rare cases damaged due to magnetic and capacitive coupling from the high-current path. Note that during surge current and ESD events, the high-current traces appear inductive and can couple unwanted noise into sensitive nodes of the gas gauge electronics, as illustrated in [Figure 9-2](#).





Figure 9-1. Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity



Copyright © 2016, Texas Instruments Incorporated

Figure 9-2. Avoid Close Spacing Between High-Current and Low-Level Signal Lines

Kelvin voltage sensing is extremely important in order to accurately measure current and top and bottom cell voltages. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity. [Figure 9-3](#) and [Figure 9-4](#) demonstrates correct kelvin current sensing.




Figure 9-3. Sensing Resistor PCB Layout





Figure 9-4. Sense Resistor, Ground Shield, and Filter Circuit Layout

Some suggestions to improve the system level resiliency to ESD were tested and improved the performance significantly:

- Add ground planes—Ground planes are used to add distributed capacitance to the layout itself, this reduces the voltage seen on the pins of the IC. For multilayer PCBs, separate the signal layers with a ground plane. Add more layers to improve the ESD system level performance.
- Keep the VCC cap populated and as close as possible to the gauge IC.

9.1.1 Protector FET Bypass and Pack Terminal Bypass Capacitors

The general principle is to use wide copper traces to lower the inductance of the bypass capacitor circuit. In [Figure 9-5](#), an example layout demonstrates this technique.



Copyright © 2016, Texas Instruments Incorporated

Figure 9-5. Use Wide Copper Traces to Lower the Inductance of Bypass Capacitors C1, C2, and C3

9.1.2 ESD Spark Gap

Protect SMBus clock, data, and other communication lines from ESD with a spark gap at the connector. The pattern in [Figure 9-6](#) recommended, with 0.2-mm spacing between the points.




Figure 9-6. Recommended Spark-Gap Pattern Helps Protect Communication Lines from ESD

9.2 Layout Example




Figure 9-7. Top Layer




Figure 9-8. Internal Layer 1




Figure 9-9. Internal Layer 2




Figure 9-10. Bottom Layer

10 Device and Documentation Support

10.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [BQ296xxx Overvoltage Protection for 2-Series, 3-Series, and 4-Series Cell Li-Ion Batteries with Regulated Output Supply](#)
- Texas Instruments, [CSD17308Q3 30-V N-Channel NexFET™ Power MOSFETs](#)

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on **Alert me** to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.5 Trademarks

Dynamic Z-Track™ and TI E2E™ are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (June 2024) to Revision A (April 2025)	Page
• Changed status from Advanced Information to Production Data.....	1
• Changed Section 5.33	29
• Changed Section 7.2.3	49

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
BQ41Z50RSNR	Active	Production	QFN (RSN) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ41Z50
BQ41Z50RSNR.A	Active	Production	QFN (RSN) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ41Z50
BQ41Z50RSNR.B	Active	Production	QFN (RSN) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ41Z50
PBQ41Z50RSNT	Active	Preproduction	QFN (RSN) 32	250 SMALL T&R	-	Call TI	Call TI	-40 to 85	
PBQ41Z50RSNT.A	Active	Preproduction	QFN (RSN) 32	250 SMALL T&R	-	Call TI	Call TI	-40 to 85	
PBQ41Z50RSNT.B	Active	Preproduction	QFN (RSN) 32	250 SMALL T&R	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ41Z50RSNR	QFN	RSN	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ41Z50RSNR	QFN	RSN	32	3000	367.0	367.0	35.0



WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RSN0032C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4231938/A 06/2025


NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RSN0032C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 33
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4231938/A 06/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

RSN (S-PWQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4209775-2/F 03/14

NOTE: All linear dimensions are in millimeters



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated