

LM3209-G3 Seamless-Transition Buck-Boost Converter for Battery-Powered 3G/4G RF Power Amplifiers

Check for Samples: [LM3209-G3](#)

FEATURES

- Operates From a Single Li-Ion Cell: 2.7V to 5.5V
- Adjustable Output Voltage: 0.6V to 4.2V
- 1A Maximum Load Capability for $V_{IN} \geq 3.2V$, $V_{OUT} = 3.6V$
- 2.4 MHz (typ.) Switching Frequency
- Seamless Buck-Boost Mode Transition
- Fast Output Voltage Transition: 0.8V to 4.0V in 20 μs
- High-Efficiency: 95% typ. at 3.7 V_{IN} , 3.5 V_{OUT} , at 300 mA
- Cycle-by-cycle Over-Current Limit
- Output Over-Voltage Clamp
- Internal Compensation
- 12-bump DSBGA Package

APPLICATIONS

- Battery-Powered 3G/4G RF PAs
- Cellular Phones
- Portable Hard Disk Drives
- PDAs

DESCRIPTION

The LM3209-G3 is buck-boost DC/DC converter designed to generate output voltages above or below a given input voltage. It is particularly suitable for single-cell Li-ion batteries for portable applications.


The LM3209-G3 operates at a 2.4 MHz typical switching frequency in full synchronous operation providing seamless transitions between buck and boost operating modes.

The power converter topology needs only one external inductor and two capacitors. Five internal power switches enable high overall efficiency.

The LM3209-G3 is internally compensated for buck and boost modes of operation, thus providing an optimal transient response.

The LM3209-G3 is available in an 12-bump lead-free DSBGA package of size 2.0 mm x 2.5 mm x 0.6 mm.

TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2009–2013, Texas Instruments Incorporated

CONNECTION DIAGRAMS AND PACKAGE MARK INFORMATION

Figure 1. 12-Bump Thin DSBGA Package, Large Bump



PIN DESCRIPTIONS

Pin #	Name	Description
A1	NC	This pin is shorted to ground internally. Leave this pin floating.
B1	VCON	Output voltage program pin. Analog voltage from DAC/controller to set VOUT.
C1	FB	Feedback input to inverting input of error amplifier. Connect output voltage directly to this node at load point.
D1	VOUT	Regulated output voltage of LM3209-G3. Connect this to a 4.7 μ F ceramic output filter capacitor to GND.
A2	NC	Supply voltage for analog circuits of LM3209-G3. This pin is connected to PVIN via a 36 Ω resistor internally. Leave this pin floating.
B2	EN	Enable Pin. Pulling this pin higher than 1.2V enables part to function.
C2	SGND	Signal Ground for analog circuits.
D2	SW2	Switch pin for Internal Power Switches M3 and M4. Connect inductor between SW1 and SW2.
A3	PVIN	Power MOSFET input and power current input pin. Optional low-pass filtering may help buck and buck-boost modes for radiated EMI and noise reduction.
B3	PVIN	Power MOSFET input and power current input pin. Optional low-pass filtering may help buck and buck-boost modes for radiated EMI and noise reduction.
C3	SW1	Switch pin for Internal Power Switches M1 and M2. Connect inductor between SW1 and SW2.
D3	PGND	Power Ground for Power MOSFETs and gate drive circuitry.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾⁽³⁾

PVIN pin: Voltage to GND	–0.2V to +6.0V
EN, FB, VCON, VOUT pin: Voltage to GND	–0.2V to (V _{IN} + 0.2V) w/6.0V max.
PGND to SGND	–0.2V to +0.2V
SW1, SW2	(PGND – 0.2V) to (PV _{IN} + 0.2V) w/6.0V
Continuous Power Dissipation ⁽⁴⁾	Internally Limited
Junction Temperature (T _{J-MAX})	+150°C
Storage Temperature Range	–65°C to +150°C
Maximum Lead Temperature (Soldering 10 sec.)	+260°C
ESD Rating, Human Body Model ⁽⁵⁾⁽⁶⁾	2kV

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pins.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J = 150°C (typ.) and disengages at T_J = 120°C (typ.).
- (5) The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. (MIL-STD-883 3015.7)
- (6) Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper ESD handling procedure can result in damage.

OPERATING RATINGS⁽¹⁾⁽²⁾

Input Voltage Range	2.7V to 5.5V
Recommended Load Current	0 to 650 mA
Junction Temperature (T _J) Range	–30°C to +125°C
Ambient Temperature (T _A) Range ⁽³⁾	–30°C to +85°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pins.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be de-rated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} – (θ_{JA} × P_{D-MAX}).

THERMAL PROPERTIES

Junction-to-Ambient Thermal, Resistance (θ _{JA}), YZR Package	85°C/W
---	--------

ELECTRICAL CHARACTERISTICS⁽¹⁾⁽²⁾

Limits in standard typeface are for $T_A = T_J = 25^\circ\text{C}$. Limits in **boldface** type apply over the full operating ambient temperature range ($-30^\circ\text{C} \leq T_J = T_A \leq +85^\circ\text{C}$). Unless otherwise noted, specifications apply to the LM3209-G3 Typical Application Circuit with: $P_{VIN} = EN = 3.6\text{V}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{FB, \min}$	Min FB voltage	$V_{CON} = 0.2\text{V}$	0.530	0.600	0.670	V
$V_{FB, \max}$	Max FB voltage	$V_{CON} = 1.4\text{V}$	4.130	4.200	4.270	V
I_Q	Quiescent current	No switching ⁽³⁾ , $V_{CON} = 0.1\text{V}$, $FB = P_{VIN}$		0.8	2.0	mA
I_{SHDN}	Shutdown supply current	$EN = 0\text{V}$, $V_{CON} = 0\text{V}$, $SW1 = SW2 = V_{OUT} = 0\text{V}$		0.02	2	μA
$R_{DS(on) PMOS}$	Buck PMOS switch on resistance (Small PFET)	$M1$, $I_{SW1} = 200\text{ mA}$		415		m Ω
$R_{DS(on) PMOS}$	Buck PMOS switch on resistance (Large+Small PFET)	$M1$, $I_{SW1} = 200\text{ mA}$		120	140 165	m Ω
$R_{DS(on) PMOS}$	Buck PMOS switch on resistance during boost operation	$M1$, $I_{SW1} = 200\text{ mA}$		80	90 110	m Ω
$R_{DS(on) NMOS}$	Buck and Boost NMOS switch on resistance	$M2$, $I_{SW1} = -200\text{ mA}$ $M4$, $I_{SW2} = -200\text{ mA}$		215	230 285	m Ω
$R_{DS(on) PMOS}$	Boost PMOS switch on resistance (between SW2 and V_{OUT})	$M3$, $I_{SW2} = 200\text{ mA}$, $V_{OUT} = 3.4\text{V}$		90	105 135	m Ω
$R_{DS(on) NMOS}$	NMOS output switch on resistance (between SW2 and V_{OUT})	$M5$, $I_{SW2} = 200\text{ mA}$, $V_{OUT} = 0.8\text{V}$		100	110 135	m Ω
I_{LIM_L}	Input Current Limit (Large)	Open Loop ⁽⁴⁾	1500	1700	1900	mA
I_{LIM_S}	Input Current Limit (Small)	Open Loop ⁽⁴⁾	750	850		mA
I_{SHRT}	Output Short Current	$FB \leq 0.35\text{V}$		850		mA
F_{OSC}	Internal Oscillator Frequency		2.1	2.4	2.7	MHz
Gain	Internal Gain ⁽⁵⁾	$0.2\text{V} \leq V_{CON} \leq 1.4\text{V}$		3		V/V
I_{EN}	EN pin pull down current			5	10	μA
I_{CON}	V_{CON} pin input current			0.02	2	μA
V_{IH}	Logic High Input Threshold for EN		1.2			V
V_{IL}	Logic Low Input Threshold for EN				0.6	V

- (1) All voltages are with respect to the potential at the GND pins.
 (2) Min and Max limits are verified by design, test, or statistical analysis.
 (3) I_Q specified here is when the part is not switching.
 (4) Current limit is built-in, fixed, and not adjustable.
 (5) To calculate V_{OUT} , use the following equation: $V_{OUT} = V_{CON} \times 3$

Dissipation Rating Table


Ambient Temperature	$T_A = 25^\circ\text{C}$	$T_A = 55^\circ\text{C}$	$T_A = 85^\circ\text{C}$
Power Dissipation	1.176 (W)	0.82 (W)	0.47 (W)

SYSTEM CHARACTERISTICS

The following spec table entries are specified by design and verifications providing the component values in the typical application circuit are used ($L = 2.2 \mu\text{H}$, $\text{DCR} = 110 \text{ m}\Omega$, MIPSZ2520D2R2/FDK; $C_{\text{IN}} = 10 \mu\text{F}$ 6.3V, C1608X5R0J106K/TDK; $C_{\text{OUT}} = 4.7 \mu\text{F}$, 6.3V, ECJ1VB0J475K/Panasonic). **These parameters are not verified by production testing.** Min and Max limits in apply over the full operating ambient temperature range ($-30^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$) and over the VIN range (= PVIN = EN) = 2.7V to 5.5V unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T_{ON}	Turn on time (time for output to reach $0\text{V} \rightarrow 90\% \times 3.5\text{V}$)	EN = L to H, $V_{\text{IN}} = 3.7\text{V}$, $I_{\text{OUT}} = 0 \text{ mA}$		35	50	μs
T_{OFF}	Turn off time (time output to reach $3.5\text{V} \rightarrow 10\% \times 3.5\text{V}$)	EN = H to L, $V_{\text{IN}} = 3.7\text{V}$, $I_{\text{OUT}} = 0 \text{ mA}$		50	100	μs
$I_{\text{OUT_MAX}}$	Max output current	$V_{\text{IN}} \geq 3.2\text{V}$, $V_{\text{OUT}} = 4.2\text{V}$	500			mA
D_{MAX}	Maximum Duty Cycle	Boost (% M4 on)			50	%
		Buck (% M1 on)			100	
C_{CON}	VCON input capacitance	VCON = 1V, Test frequency = 100 kHz			10	pF
$V_{\text{CON_LIN}}$	VCON linearity	$0.2\text{V} \leq V_{\text{CON}} \leq 1.4\text{V}$	-70		+70	mV
$V_{\text{O_RIPPLE}}$	Ripple voltage	$V_{\text{IN}} \geq 3.2\text{V}$, $0.6 \leq V_{\text{OUT}} \leq 4.2\text{V}$, $0 \text{ mA} \leq I_{\text{OUT}} \leq 430 \text{ mA}$, $T_A = 25^\circ\text{C}$		15	50	mV
	Ripple voltage in mode transition	$V_{\text{IN}} = 3.0\text{V}$ to 5.0V , $V_{\text{IN}} = T_R = T_F = 30\text{s}$ $3.3\text{V} \leq V_{\text{OUT}} \leq 4.2\text{V}$			50	mV
V_{OUT}	Output Voltage Accuracy	VCON = 0.2V, $I_{\text{OUT}} = 70 \text{ mA}$	0.530	0.600	0.670	V
		VCON = 0.4V, $I_{\text{OUT}} = 70 \text{ mA}$	1.130	1.200	1.270	
		VCON = 0.833V, $I_{\text{OUT}} = 200 \text{ mA}$	2.430	2.50	2.57	
		VCON = 1.167V, $I_{\text{OUT}} = 300 \text{ mA}$	3.431	3.50	3.57	
		VCON = 1.333V, $I_{\text{OUT}} = 350 \text{ mA}$	3.930	4.000	4.070	
		VCON = 1.4V, $I_{\text{OUT}} = 500 \text{ mA}$, $V_{\text{IN}} \geq 3.2\text{V}$	4.13	4.20	4.27	
ΔV_{OUT}	Line Regulation	$V_{\text{IN}} = 3.2\text{V}$ to 4.9V , $V_{\text{IN}} T_R = T_F = 10 \mu\text{s}$, $V_{\text{OUT}} = 3.5\text{V}$			10	mV
	Load Regulation	$I_{\text{OUT}} = 0 \text{ mA}$ to 500 mA , $I_{\text{OUT}} = T_R = T_F = 1 \mu\text{s}$, $V_{\text{IN}} = 3.2\text{V}$ to 4.9V			20	mV
$V_{\text{CON_TR}}$	VCON transient response overshoot	$V_{\text{IN}} = 3.2\text{V}$ to 4.2V , $V_{\text{OUT}} = 0.8\text{V}$ to 4.0V , VCON $T_r = T_f = 1 \mu\text{s}$, $R_{\text{LOAD}} = 11.4\Omega$			200	mV
	VCON transient response rise time				20	
	VCON transient response fall time				50	
η	Efficiency	$V_{\text{IN}} = 3.7\text{V}$, $V_{\text{OUT}} = 1.2\text{V}$, $I_{\text{OUT}} = 70 \text{ mA}$	80	85		%
		$V_{\text{IN}} = 3.7\text{V}$, $V_{\text{OUT}} = 2.5\text{V}$, $I_{\text{OUT}} = 200 \text{ mA}$	90	95		
		$V_{\text{IN}} = 3.7\text{V}$, $V_{\text{OUT}} = 3.5\text{V}$, $I_{\text{OUT}} = 300 \text{ mA}$	90	95		
		$V_{\text{IN}} = 3.7\text{V}$, $V_{\text{OUT}} = 4.1\text{V}$, $I_{\text{OUT}} = 350 \text{ mA}$	85	95		

FUNCTIONAL BLOCK DIAGRAM



TYPICAL PERFORMANCE CHARACTERISTICS

($V_{IN} = PV_{IN} = EN = 3.6V$ and $T_A = 25^\circ C$, unless otherwise noted)

**Quiescent Current
vs
Supply Voltage**
($V_{CON} = 0.5$, $PV_{IN} = V_{OUT} = FB$, No Switching)




Figure 2.

**Shutdown Current
vs
Temperature**
($V_{CON} = V_{OUT} = SW1 = SW2 = EN = 0V$)




Figure 3.

**Closed Loop Supply Current
vs
Output Voltage
(No load)**




Figure 4.

**Switching Frequency
vs
Temperature**
($V_{OUT} = 3.5V$, $I_{OUT} = 300 mA$)




Figure 5.

**Current Limit
vs
Temperature
(Large PFET, $V_{OUT} = 3.5V$)**




Figure 6.

**Current Limit
vs
Temperature
(Small PFET, $V_{OUT} = 1.2V$)**




Figure 7.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

($V_{IN} = PV_{IN} = EN = 3.6V$ and $T_A = 25^\circ C$, unless otherwise noted)




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

($V_{IN} = PV_{IN} = EN = 3.6V$ and $T_A = 25^\circ C$, unless otherwise noted)




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

($V_{IN} = PV_{IN} = EN = 3.6V$ and $T_A = 25^\circ C$, unless otherwise noted)




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

($V_{IN} = PV_{IN} = EN = 3.6V$ and $T_A = 25^\circ C$, unless otherwise noted)




Figure 26.




Figure 27.




Figure 28.




Figure 29.




Figure 30.

OPERATION DESCRIPTION

The LM3209-G3 buck-boost converter provides high-efficiency, low-noise power for RF power amplifiers (PAs) in mobile phones, portable communicators and similar battery-powered RF devices. It is designed to allow the RF PA to operate at maximum efficiency for a wide range of power levels from a single Li-Ion battery cell. The capability of LM3209-G3 to provide an output voltage lower than as well as higher than the input battery voltage also enables the PA to operate with high linearity for a wide range of battery voltages thereby extending the usable voltage range of the battery. The converter feedback loop is internally compensated for both buck and boost operation and the architecture is such that it provides seamless transition between buck and boost mode of operation.

The efficiency of LM3209-G3 is typically around 95% for a 300 mA load with 3.5V output, 3.7V input. The LM3209-G3 has an $R_{DS(on)}$ management scheme for low as well as high output voltage. This achieves high efficiency for a wide range of output voltage. The output voltage is dynamically programmable from 0.6V to 4.2V by adjusting the voltage on the control pin, VCON, without the need for external feedback resistors. The fast output voltage transient response of LM3209-G3 makes it suitable for adaptively adjusting the PA supply voltage depending on its transmitting power which prolongs battery life.

Additional features include current overload protection, output over voltage clamp and thermal overload shutdown.

The LM3209-G3 is constructed using a chip-scale 12-bump DSBGA package that offers the smallest possible size for space-critical applications such as cell phones where board area is an important design consideration. Use of high switching frequency (2.4 MHz, typ.) reduces the size of the external components. As shown in Typical Application Circuit, only three external power components are required for circuit operation. Use of the DSBGA package requires special design considerations for implementation. (See [DSBGA PACKAGE ASSEMBLY AND USE](#) in the [APPLICATION INFORMATION](#) section.) Its fine bump-pitch requires careful board design and precision assembly equipment. Use of this package is best suited for opaque-case applications, where its edges are not subjected to high-intensity ambient red or infrared light.

SHUTDOWN MODE

Setting the EN digital pin low ($< 0.6V$) places the LM3209-G3 in shutdown mode ($0.01 \mu A$ I_{SHDN} typ.). During shutdown, the output of LM3209-G3 is pulled to ground enabling complete discharge of the output capacitor. Setting EN high ($> 1.2V$) enables normal operation. EN should be set low to turn off the LM3209-G3 during power-up and under voltage conditions when the power supply is less than the 2.7V minimum operating voltage.

$V_{CON,ON}$

The output is disabled when VCON is below 125 mV (typ.). It is enabled when VCON is above 150 mV (typ.). The threshold has approximately 25 mV (typ.) of hysteresis.

$R_{DS(on)}$ MANAGEMENT

The LM3209-G3 has a unique $R_{DS(on)}$ management function to improve efficiency in low output voltage as well as high output voltage conditions. When $VCON < 0.775V$ (typ.) the device uses only a small part of the PMOS M1 to minimize drive loss. When $VCON > 0.775V$, a large PMOS is also used along with the small PMOS. For RF PAs, the current consumption typically increases with its supply voltage and hence higher supply voltage for the PA also means higher current delivered to it. Adding a large PMOS for $VCON > 1.124V$ reduces the conduction losses thereby achieving higher efficiency. The LM3209-G3 can also provide output voltages higher than the battery voltage. This boost mode of operation is typically used when the battery voltage has discharged to a low voltage that is not sufficient to provide the required linearity in the PA. A special $R_{DS(on)}$ management scheme is designed for operation well into boost mode such that an auxiliary PMOS switch is also turned on along with the large and small PMOS switches. This effectively reduces the $R_{DS(on)}$ of M1 to a very low value in order to keep the efficiency maximized. Since M1 conducts all the time in boost mode, reducing the $R_{DS(on)}$ of M1 achieves a significant improvement in efficiency.

SUPPLY CURRENT LIMIT

A current limit feature allows the LM3209-G3 to protect itself and external components during overload conditions. In PWM mode, a 1700 mA (typ.) cycle-by-cycle current limit is normally used when VCON is above 0.775V (typ.) and an 850 mA (typ.) limit is used when VCON is below 0.775V (typ.). If an excessive load pulls the output voltage down to approximately 0.35V, then the device switches to a timed current limit mode. The current limit in this mode is 850 mA (typ.) independent of the set VCON voltage. In timed current limit mode, the internal PMOS M1 is turned off after the current limit is hit and the beginning of the next cycle is inhibited for 3.5 μ s to force the inductor current to ramp down to a safe value.

REVERSE CURRENT LIMIT

Since LM3209-G3 features dynamically adjustable output voltage, the inductor current can build up to high values in either direction depending on the output voltage transient. For a low to high output voltage transient, the inductor current flows from SW1 pin to SW2 pin, and this current is limited by the current limit feature monitoring PMOS M1. For a high to low output voltage transient, the inductor current flows from SW2 pin to SW1 pin, and this current needs to be limited to protect the LM3209-G3 as well as the external components. A reverse current limit feature allows monitoring the reverse inductor current that also flows through NMOS M2. A -1.2A (typ.) cycle-by-cycle current limit is used to limit the reverse current. When the reverse current hits the reverse current limit during a PWM cycle, NMOS M2 is turned off and MOSFET M1 and M4 are turned on for the rest of that switching cycle. This allows the inductor to build current in the opposite direction thereby limiting the reverse current. It should be noted that the power MOSFET switches M3 and M4 do not have their own current limiting circuits and are dependent on the current limit operation implemented for power MOSFETs M1 and M2 to protect them. The implication of this is that any external forcing of voltage/current on SW2 pin or misuse of SW2 pin may be detrimental to the part and may damage the internal circuits.

DYNAMICALLY ADJUSTABLE OUTPUT VOLTAGE

The LM3209-G3 features dynamically adjustable output voltage which eliminates the need for external feedback resistors. The output can be set from 0.6V to 4.2V by changing the voltage on the analog VCON pin. This feature is useful in cell phone RF PA applications where peak power is needed only when the handset is far away from the base station or when data is being transmitted. In other instances, the transmitting power can be reduced. Hence the supply voltage to the PA can be reduced, promoting longer battery life. In order to adaptively adjust the supply voltage to the PA in real time in a cell phone application, the output voltage transition should be fast enough in order to meet the RF transmit signal specifications. LM3209-G3 offers ultra fast output voltage transitions without drawing very large currents from the battery supply. With a current limit of 1700 mA (typ.), the output voltage can transition from 0.8V to 4.0V in less than 20 μ s with a load resistance of 11.4 Ω .

SEAMLESS MODE TRANSITION

In a typical non-inverting buck-boost converter, all four power switches, M1 through M4, are switched every cycle. This operation increases MOSFET drive losses and lowers the converter efficiency. The LM3209-G3 switches only two power switches every cycle to improve converter efficiency. Hence it operates either as a buck converter or a boost converter depending upon the input and output voltage conditions. This creates a boundary between the buck and boost modes of operation. When the input battery voltage is close to the set output voltage, the converter automatically switches to four-switch operation seamlessly such that the output voltage does not see any perturbations at the mode boundary. The excellent mode transition capability of LM3209-G3 enables low noise output with the highest efficiency. Internal feedback loop compensation ensures stable operation in buck, boost, as well as the buck-boost mode transition region.

VCON OVER-VOLTAGE CLAMP

The LM3209-G3 features an internal clamp on the analog VCON pin voltage to limit the output voltage to a maximum safe value. The VCON voltage is internally switched to a reference voltage of approximately 1.6V when the VCON in voltage exceeds 1.6V. This limits the output voltage to approximately 4.8V and protects the part from over voltage stress.

THERMAL OVERLOAD PROTECTION

The LM3209-G3 has a thermal overload protection function that operates to protect itself from short-term misuse and over-load conditions. When the junction temperature exceeds approximately 150°C, the device inhibits operation. All power MOSFET switches are turned off. When the temperature drops below 120°C, normal operation resumes. Prolonged operation in thermal overload conditions may damage the device and is considered bad practice.

APPLICATION INFORMATION

SETTING THE OUTPUT VOLTAGE

The LM3209-G3 features a pin-controlled variable output voltage which eliminates the need for external feedback resistors. It can be programmed for an output voltage from 0.6V to 4.2V by setting the voltage on the VCON pin, as in the following formula.

$$V_{OUT} = 3 \times V_{CON} \quad (1)$$

When VCON is between 0.2V and 1.4V, the output voltage will follow this formula.

Internally, VCON is clamped to avoid exceeding the maximum output voltage. When the VCON voltage is greater than 1.6V, the output voltage is regulated at approximately 4.8V.

OUTPUT CURRENT CAPABILITY

The LM3209-G3 is designed for a maximum load capability of 650 mA when $V_{IN} \geq 3.0V$ and 500 mA when $V_{IN} < 3.0V$.

Table 1. Output Voltage vs. Maximum Output Current

V_{OUT}	V_{IN}	Maximum I_{OUT}
4.2V	$> 3.0V$	650 mA
4.2V	$\leq 3.0V$	500 mA
3.6V	$\geq 3.2V$	1000 mA

RECOMMENDED EXTERNAL COMPONENTS

INDUCTOR SELECTION

A 2.2 μH inductor with a saturation current rating over 1900 mA and low inductance drop at the full DC bias condition is recommended for almost all applications. An inductor with a DC resistance of less than 0.1 Ω and lower ESR should be used to get good efficiency for the entire output current range.

If an inductance with a lower I_{SAT} rating is used in the application, the VCON Transient Response time will be affected. The rise time of the output voltage will be increased because the inductor will saturate and cannot charge the output capacitor quickly enough. If a winding type inductor is selected, the efficiency in light load conditions may be degraded due to higher ESR losses.

Table 2. Suggested Inductors (2.2 μH)

Vendor	Part Number	Dimensions (mm)	I_{SAT} (30%)	$I_{RATING}(\Delta 40^{\circ}C)$	DCR (m Ω)
FDK	MIPSZ2520D2R2 (2.2 μH)	2.5 x 2.0 x 1.0	1.5A	1.1A	110
Murata	LQH2HPN1R0NG0	2.5 x 2.0 x 1.2	1.8A	1.1A	115
Samsung	CIG22H2R2MNE	2.5 x 2.0 x 1.2	1.9A	1.6A	116

INPUT CAPACITOR SELECTION

A ceramic input capacitor of 10 μF , 6.3V or higher is sufficient for most applications. Place the input capacitor as close as possible to the PV_{IN} and PGND pins of the device. A larger value or higher voltage rating may be used to improve input filtering. Use X7R, X5R, or B types; do not use Y5V or F. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0603(1608), 0805(2012), or smaller profile. The input filter capacitor supplies current to the PMOS switch in the first half of each cycle and reduces the voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of input voltage spikes caused by this rapidly changing current.

OUTPUT CAPACITOR SELECTION

Use a 4.7 μF , 6.3V, X7R, X5R, or B types; do not use Y5V or F. DC bias characteristics of ceramic capacitors must be considered. DC bias characteristics vary from manufacturer to manufacturer, and DC bias curves should be requested from them as part of the capacitor selection process.

The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficiency capacitance and low ESR to perform these functions. Note that the output voltage ripple is dependent on the inductor current ripple and the Equivalent Series Resistance of the output capacitor (ESR). The ESR is frequency dependent (as well as temperature dependent); make sure the value used for calculations is at the switching frequency of the part.

Table 3. SUGGESTED CAPACITORS

Model	Vendor
10 μF for C_{IN}	
C1608X5R0J106K	TDK
4.7 μF for C_{OUT}	
ECJ1VB0J475K	Panasonic
GRM188R60J475ME84D	Murata
GRM219R61A475KE19	Murata

RECOMMENDED EXTERNAL COMPONENT COMBINATIONS FOR VCON TRANSIENT

Achieving optimum Output Voltage (VCON) Transient is expected to require both an inductor with smaller inductance degradation and an output capacitor with modest capacitance. FDK MIPSZ2520D2R2 and Panasonic ECJ1VB0J475K are one sample of the external component combination.

An inductor with a large inductance drop at high DC bias causes slower charging current to the output capacitor. An output capacitor with less capacitance drop at high voltage will cause a big overshoot. However, an output capacitor with a large capacitance drop generates bigger output voltage ripple.

DSBGA PACKAGE ASSEMBLY AND USE

Use of the DSBGA package requires specialized board layout, precision mounting and careful re-flow techniques, as detailed in Texas Instruments Application Note 1112. Refer to the section *Surface Mount Technology (SMD) Assembly Considerations*. For best results in assembly, alignment ordinals on the PC board should be used to facilitate placement of the device. The pad style used with DSBGA package must be the NSMD (non-solder mask defined) type. This means that the solder-mask opening is larger than the pad size. This prevents a lip that otherwise forms if the solder-mask and pad overlap, from holding the device off the surface of the board and interfering with mounting. See Application Note 1112 for specific instructions how to do this.

The 12-bump package used for LM3209-G3 has 300 micron solder balls and requires 10.82 mil pads for mounting on the circuit board. The trace to each pad should enter the pad with a 90° entry angle to prevent debris from being caught in deep corners. Initially, the trace to each pad should be 7 mil wide, for a section approximately 7 mil long, as a thermal relief. Then each trace should neck up or down to its optimal width. The important criterion is symmetry. This ensures the solder bumps on the LM3209-G3 re-flow evenly and that the device solders level to the board. In particular, special attention must be paid to the pads for bumps A3, B3, and D3. Because PVIN and PGND are typically connected to large copper planes, inadequate thermal relief can result in late or inadequate re-flow of these bumps.

The DSBGA package is optimized for the smallest possible size in applications with red or infrared opaque cases. Because the DSBGA package lacks the plastic encapsulation characteristic of larger devices, it is vulnerable to light. Backside metallization and/or epoxy coating, along with front-side shading by the printed circuit board, reduce this sensitivity. However, the package has exposed die edges. In particular, DSBGA devices are sensitive to light (in the red and infrared range) shining on the package's exposed die edges.

BOARD LAYOUT CONSIDERATIONS

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces.

1. Place the LM3209-G3, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Special care must be given to place the input filter capacitor very close to the PV_{IN} and PGND pins.
2. Connect the ground pins of the LM3209-G3 and filter capacitors together using a generous component-side copper fill as a pseudo-ground plane. Then connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the LM3209-G3 by giving it a low-impedance ground connection.
3. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.
4. Route noise sensitive traces such as the voltage feedback path away from noisy traces between the power components. The voltage feedback trace must remain close to the LM3209-G3 circuit and should be routed directly from FB to V_{OUT} at the output capacitor and should be routed opposite to noisy components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace.
5. Place noise sensitive circuitry, such as radio IF blocks, away from the DC-DC converter, CMOS digital blocks, and other noisy circuitry. Interference with noise-sensitive circuitry in the system can be reduced through distance.

In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board, arrange the CMOS digital circuitry around it (since this also generates noise), and then place sensitive preamplifiers and IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and power to it is post-regulated to reduce conducted noise, using low-dropout linear regulators.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM3209TLE-G3/NOPB	Active	Production	DSBGA (YZR) 12	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	09G3
LM3209TLE-G3/NOPB.A	Active	Production	DSBGA (YZR) 12	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	09G3
LM3209TLX-G3/NOPB	Active	Production	DSBGA (YZR) 12	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	09G3
LM3209TLX-G3/NOPB.A	Active	Production	DSBGA (YZR) 12	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	09G3

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3209TLE-G3/NOPB	DSBGA	YZR	12	250	178.0	8.4	2.18	2.69	0.76	4.0	8.0	Q1
LM3209TLX-G3/NOPB	DSBGA	YZR	12	3000	178.0	8.4	2.18	2.69	0.76	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3209TLE-G3/NOPB	DSBGA	YZR	12	250	208.0	191.0	35.0
LM3209TLX-G3/NOPB	DSBGA	YZR	12	3000	208.0	191.0	35.0

YZR0012



DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY

LAND PATTERN RECOMMENDATION



TLA12XXX (Rev C)

D: Max = 2.529 mm, Min = 2.469 mm

E: Max = 2.022 mm, Min = 1.961 mm

4215049/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated