


MuxIt™ PLL FREQUENCY MULTIPLIER

FEATURES

- A Member of the MuxIt™ Serializer-Deserializer Building-Block Chip Family
- Pin Selectable Frequency Multiplier Ratios Between 4 and 40
- Input Clock Frequencies From 5 to 50 MHz
- Multiplied Clock Frequencies up to 400 MHz
- Internal Loop Filters and Low PLL-Jitter of 20 ps RMS Typical at 200 MHz
- LVDS Compatible Differential Inputs and Outputs Meet or Exceed the Requirements of ANSI EIA/TIA-644-A
- LVTTTL Compatible Inputs Are 5 V Tolerant
- LVDS Inputs and Outputs ESD Protection Exceeds 12 kV HBM
- Operates From a Single 3.3 V Supply
- Packaged in 28-Pin Thin Shrink Small-Outline Package With 26 mil Terminal Pitch



DESCRIPTION

The MuxIt is a family of general-purpose, multiple-chip building blocks for implementing parallel data serializers and deserializers. The system allows for wide parallel data to be transmitted through a reduced number of differential transmission lines over distances greater than can be achieved with a single-ended (e.g., LVTTTL or LVCMOS) data interface. The number of bits multiplexed per transmission line is user selectable, allowing for higher transmission efficiencies than with other existing fixed ratio solutions. MuxIt utilizes the LVDS (TIA/EIA-644) low voltage differential signaling technology for communications between the data source and data destination.

The MuxIt family initially includes three devices supporting simplex communications; *The SN65LVDS150 Phase Locked Loop-Frequency Multiplier*, *The SN65LVDS151 Serializer-Transmitter*, and *The SN65LVDS152 Receiver-Deserializer*.

The SN65LVDS150 is a PLL based frequency multiplier designed for use with the other members of the MuxIt family of serializers and deserializers. The frequency multiplication ratio is pin selectable over a wide range of values from 4 through 40 to accommodate a broad spectrum of user needs. No external filter components are needed. A PLL lock indicator output is available which may be used to enable link data transfers.

The design of the SN65LVDS150 allows it to be used at either the transmit end or the receive end of the MuxIt serial link. The differential clock reference input (CRI) is driven by the system's parallel data clock when at the source end of the link, or by the link clock when at the destination end of the link. The differential clock reference input may be driven by either an LVDS differential signal, or by a single ended clock of either polarity. For single-ended use the nonclocked input is biased to the logic threshold voltage. A $V_{CC}/2$ threshold reference, VT, is provided on a pin adjacent the differential CRI pins for convenience when the input is used in a single-ended mode.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MuxIt is a trademark of Texas Instruments.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The multiplied clock output (MCO) is an LVDS differential signal used to drive the high-speed shift registers in either the SN65LVDS151 serializer-transmitter or the SN65LVDS152 receiver-deserializer. The link clock reference output (LCRO) is an LVDS differential signal provided to the SN65LVDS151 serializer-transmitter for transmission over the link.

An internal power on reset and an enable input (EN) control the operation of the SN65LVDS150. When V_{CC} is below 1.5 V, or when EN is low, the device is in a low power disabled state and the MCO and LCRO differential outputs are in a high-impedance state. When V_{CC} is above 3 V and EN is high, the device and the two differential outputs are enabled and operating to specifications. The link clock reference output enable input (LCRO_EN) is used to turn off the LCRO output when it is not being used. A band select input (BSEL) is used to optimize the VCO performance as a function of M-clock frequencies and M multiplier that is being used. The f_{max} parameter in the switching characteristic table includes details on the MCO frequency and choices of BSEL and M.

BLOCK DIAGRAM







Frequency Multiplier Value Table⁽¹⁾

MULTIPLIER (m)	M1	M2	M3	M4	M5	RECOMMENDED f_{IN} (MHz)	
						BSEL = 0	BSEL = 1
4	L	L	L	L	L	$f_{IN} < 12.50$	$12.50 \leq f_{IN}$
Reserved	L	L	L	L	H	NA	NA
6	L	L	L	H	L	$f_{IN} < 8.33$	$8.33 \leq f_{IN}$
Reserved	L	L	L	H	H	NA	NA
8	L	L	H	L	L	$f_{IN} < 12.50$	$12.50 \leq f_{IN}$
9	L	L	H	L	H	$f_{IN} < 11.11$	$11.11 \leq f_{IN}$
10	L	L	H	H	L	$f_{IN} < 10.00$	$10.00 \leq f_{IN}$
Reserved	L	L	H	H	H	NA	NA
12	L	H	L	L	L	$f_{IN} < 8.3$	$8.3 \leq f_{IN}$
13	L	H	L	L	H	$f_{IN} < 7.7$	$7.7 \leq f_{IN}$
14	L	H	L	H	L	$f_{IN} < 7.14$	$7.14 \leq f_{IN}$
15	L	H	L	H	H	$f_{IN} < 6.67$	$6.67 \leq f_{IN}$
16	L	H	H	L	L	$f_{IN} < 6.25$	$6.25 \leq f_{IN}$
17	L	H	H	L	H	$f_{IN} < 5.88$	$5.88 \leq f_{IN}$
18	L	H	H	H	L	$f_{IN} < 5.56$	$5.56 \leq f_{IN}$
19	L	H	H	H	H	$f_{IN} < 5.26$	$5.26 \leq f_{IN}$
20	H	L	L	L	L	$f_{IN} = 5.00$	$5.00 \leq f_{IN}$
22	H	L	L	L	H	NA	$5.00 \leq f_{IN}$
24	H	L	L	H	L	NA	$5.00 \leq f_{IN}$
26	H	L	L	H	H	NA	$5.00 \leq f_{IN}$
28	H	L	H	L	L	NA	$5.00 \leq f_{IN}$
30	H	L	H	L	H	NA	$5.00 \leq f_{IN}$
32	H	L	H	H	L	NA	$5.00 \leq f_{IN}$
34	H	L	H	H	H	NA	$5.00 \leq f_{IN}$
36	H	H	L	L	L	NA	$5.00 \leq f_{IN}$
38	H	H	L	L	H	NA	$5.00 \leq f_{IN}$
40	H	H	L	H	L	NA	$5.00 \leq f_{IN}$
Reserved	H	H	L	H	H	NA	NA
Reserved	H	H	H	L	L	NA	NA
Reserved	H	H	H	L	H	NA	NA
Reserved	H	H	H	H	L	NA	NA
Reserved	H	H	H	H	H	NA	NA

(1) H = high level, L= low level

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



Terminal Functions

TERMINAL NAME	NO.	I/O	TYPE	DESCRIPTION
BSEL	11	I	LVTTL	Band select. Used to optimize VCO performance for minimum M-clock jitter: See recommended $f_{\max}$ in the frequency multiplier value table.
CRI+, CRI–	2, 3	I	LVDS	Clock reference input. This is the reference clock signal for the PLL frequency multiplier.
EN	17	I	LVTTL	Enable input. Used to disable the device to a low power state. A high level input enables the device, a low level input disables the device.
GND	5, 12, 18, 22, 24	I	NA	Circuit ground
LCRO–, LCRO+	13, 14	O	LVDS	Link clock reference output. This is the data block synchronization clock signal from the PLL frequency multiplier.
LCRO_EN	16	I	LVTTL	LCRO enable. Used to turn off the LCRO outputs when they are not used. A high level input enables the LCRO output; a low level input disables the LCRO output.
LVO	15	O	LVTTL	Lock/valid output. This is signal required for proper MuxIt system operation. It is to be directly connected to the LVI inputs of SN65LVDS151 or SN65LVDS152 devices. It is used to inhibit the operation of those devices until after the PLL has stabilized. It remains at a low level following a reset until the PLL has become phase locked. A low to high-level transition indicates phase lock has occurred.
M1–M5	6–10	I	LVTTL	Multiplier value selection inputs. These inputs determine the frequency multiplication ratio M.
MCO–, MCO+	19, 20	O	LVDS	M-clock output. This is the high frequency multiplied clock output from the PLL frequency multiplier. It is used by the companion serializer or deserializer devices to synchronizes the transmission or reception of data
NC	21, 23, 26–28		NA	These pins are not connected and may be left open.
V _{CC}	1, 25		NA	Supply voltage
V _T	4		NA	Voltage reference. A V _{CC} /2 reference supplied for the unused CRI input when operated in a single-ended mode.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		UNIT
V _{CC}	Supply voltage range ⁽²⁾	–0.5 V to 4 V
Voltage range	EN, BSEL, LCRO_EN, or M1-M5 inputs	–0.5 V to 6 V
	CRI input	–0.5 V to 4 V
	LCRO±, MCO± outputs	–0.5 V to 4 V
Electrostatic discharge	Human body model (CRI±, LCRO±, MCO±, and GND) ⁽³⁾	±12 kV
	All pins	±2 kV
	Charged-device model (all pins) ⁽⁴⁾	±500 V
	Continuous total power dissipation	See Dissipation Rating Table
T _{stg}	Storage temperature range	–65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test method A114-B.
- (4) Tested in accordance with JEDEC Standard 22, Test method C101.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE $T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$ POWER RATING
PW	1207 mW	9.6 mW/°C	628 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		3	3.3	3.6	V
V_{IH}	High-level input voltage	EN, BSEL, LCRO_EN, M1–M5	2		0.8	V
V_{IL}	Low-level input voltage					
$ V_{ID} $	Magnitude of differential input voltage	CRI	0.1		0.6	V
V_{IC}	Common-mode input voltage	CRI	$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{ID} }{2}$	V
					$V_{CC} - 0.8$	
T_A	Operating free-air temperature		40		85	°C

TIMING REQUIREMENTS

		MIN	TYP	MAX	UNIT
$t_{c(1)}$	Input clock cycle time	20		200	ns
$t_{w(1)}$	High-level input clock pulse width duration	$0.4 t_{c(1)}$		$0.6 t_{c(1)}$	
$f_{(\text{clock})}$	Input clock frequency, CRI	5		50	MHz

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going differential input threshold voltage	See Figure 1 and Table 1			100	mV
V _{IT−}	Negative-going differential input threshold voltage		−100			mV
V _{OD(SS)}	Steady-state differential output voltage magnitude	R _L = 100 Ω, See Figure 3	247	340	454	mV
Δ V _{OD(SS)}	Change in steady-state differential output voltage magnitude between logic states	V _{ID} = ±100 mV, See Figure 2 and Figure 3	−50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 4	1.125		1.375	V
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage between logic states		−50		50	mV
V _{OC(PP)}	Peak-to-peak change common-mode output voltage			50	150	mV
V _{OH}	High-level output voltage (LVO)	I _{OH} = −8 mA	2.4			V
V _{OL}	Low-level output voltage (LVO)	I _{OL} = 8 mA			0.4	V
V _(T)	Threshold reference bias voltage	−100 μA ≤ I _O ≤ 100 μA	$\frac{V_{CC}}{2} - 0.15$	$\frac{V_{CC}}{2} + 0.15$		V
I _{CC}	Supply current	Enabled, R _L = 100 Ω, CRI ± open		25	70	mA
		Disabled		2.5	6	
I _I	Input current (CRI inputs)	V _I = 0	−20		−2	μA
		V _I = 2.4 V	−1.2			
I _{ID}	Differential input current (I _{IA} - I _{IB}) (CRI inputs)	V _{IC} = 0.05 V or 2.35 V, V _{ID} = ±0.1 V	−2		2	μA
I _{I(OFF)}	Power-off input current (CRI inputs)	V _{CC} = 0 V, V _I = 3.6 V			20	μA
I _{IH}	High-level input current	M1-M5, EN			20	μA
		BSEL, LCRO_EN	V _{IH} = 2 V	−10		
I _{IL}	Low-level input current	M1-M5, EN			10	μA
		BSEL, LCRO_EN	V _{IL} = 0.8 V	−20		
I _{OS}	Short-circuit output current	MCO, LCRO	V _{O+} or V _{O−} = 0 V	−10	10	mA
			V _{OD} = 0 V	−10	10	
I _{OZ}	High-impedance output current	MCO, LCRO	V _O = 0 V or V _{CC}	−5	5	μA
I _{O(OFF)}	Power-off output current	V _{CC} = 1.5 V, V _O = 3.6 V	−5		5	μA
C _I	Input capacitance (CRI inputs)	V _{ID} = [(0.4sin(4E6πt) = 0.5] V		3		pF

(1) All typical values are at T_A = 25°C and with V_{CC} = 3.3 V.

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
MCO output clock period jitter ⁽²⁾		p-p	EN = 1, BSEL = 1, LCRO_EN = 1, M = 40, f _i = 5 MHz	200			ps
		rms		20			
t _(lock)	Lock (stabilization time) ⁽³⁾				0.2		1
t _{w(2)}	Multiplied clock output pulse width		R _L = 100 Ω, C _L = 10 pF, See Figure 5	0.4t _{c(2)}		0.6t _{c(2)}	
t _r	Differential output signal rise time (MCO, LCRO)			0.3	0.6	1.5	ns
t _f	Differential output signal fall time (MCO, LCRO)			0.3	0.6	1.5	
t _(OS)	CRI↑ to MCO↑ offset time	f _i = 5 MHz, M = 4	R _L = 100 Ω, C _L = 10 pF, See Figure 6	–2.5	0	2.5	ns
		f _i = 10 MHz, M = 10		–1.5	0	1.5	
		f _i = 5 MHz, M = 40		–1.65	0	1.65	
t _d	MCO↑ before LCRO↑ , time delay	f _i = 5 MHz, M = 4	R _L = 100 Ω, C _L = 10 pF, See Figure 6	0.5	2.5	6	ns
		f _i = 10 MHz, M = 10		0.5	2.5	6	
		f _i = 5 MHz, M = 40		0.5	2.5	4.5	
f _{max}	Maximum MCO output frequency		BSEL =1, M = 4, 6	200			MHz
			BSEL =1, M ≠ 4, 6	400			
			BSEL =0, M = 4, 6	50			
			BSEL =0, M ≠ 4, 6	100			

(1) All typical values are at T_A = 25°C and with V_{CC} = 3.3 V.

(2) Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 10,000 cycles with a source having less than 10 psec jitter rms.

(3) Lock time is measured from the application of the clock reference input signal to the assertion of a high-level lock/valid output.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Receiver Input Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
$V_{(IA)}$	$V_{(IB)}$	V_{ID}	V_{IC}
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	-100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	-100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	-100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	-600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	-600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	-600 mV	0.3 V




Figure 2. Driver Output Voltage and Current Definitions






Figure 3. V_{OD} Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, Pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 5 GHz.

Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 50 Mpps, Pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 5. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal






Figure 6. Output Timing Waveform Definitions


TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)

BASIC APPLICATIONS EXAMPLES


Parallel data path width between 4 and 10 bits, only one LVDS data link required.



(a)


TYPICAL CHARACTERISTICS (continued)

Parallel data path width between 11 and 20 bits, aggregate data rate low enough to allow transmission over one LVDS data link, sharing of PLL-FM between serializer-transmitter and receiver-deserializer chips at each end.



TYPICAL CHARACTERISTICS (continued)

Parallel data path width between 11 and 20 bits, aggregate data rate requires transmission over two separate LVDS data links, sharing of PLL-FM between serializer-transceiver and receiver-deserializer chips at each end.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65LVDS150PW	Last Time Buy	Production	TSSOP (PW) 28	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150
SN65LVDS150PW.B	Last Time Buy	Production	TSSOP (PW) 28	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150
SN65LVDS150PWG4	Last Time Buy	Production	TSSOP (PW) 28	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150
SN65LVDS150PWR	Last Time Buy	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150
SN65LVDS150PWR.B	Last Time Buy	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS150PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS150PWR	TSSOP	PW	28	2000	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65LVDS150PW	PW	TSSOP	28	50	530	10.2	3600	3.5
SN65LVDS150PW.B	PW	TSSOP	28	50	530	10.2	3600	3.5
SN65LVDS150PWG4	PW	TSSOP	28	50	530	10.2	3600	3.5

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated