

NVDD5894NL

Power MOSFET

40 V, 10 mΩ, 64 A, Dual N-Channel
DPAK-5L

Features

- Low $R_{DS(on)}$ to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	40	V
Gate-to-Source Voltage			V _{GS}	± 20	V
Continuous Drain Current R _{θJC} (Notes 1 & 3)	Steady State	T _C = 25°C	I _D	64	A
		T _C = 100°C		45	
Power Dissipation R _{θJC} (Note 1)		T _C = 25°C	P _D	75	W
		T _C = 100°C		38	
Continuous Drain Current R _{θJA} (Notes 1, 2 & 3)	Steady State	T _A = 25°C	I _D	14	A
		T _A = 100°C		10	
Power Dissipation R _{θJA} (Notes 1 & 2)		T _A = 25°C	P _D	3.8	W
		T _A = 100°C		1.9	
Pulsed Drain Current	T _A = 25°C, t _p = 10 μs		I _{DM}	324	A
Operating Junction and Storage Temperature			T _J , T _{stg}	−55 to +175	°C
Source Current (Body Diode)			I _S	75	A
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, I _{L(pk)} = 25 A, L = 0.3 mH)			E _{AS}	94	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case – Steady State (Drain)	$R_{\theta JC}$	2.0	$^\circ\text{C}/\text{W}$
Junction-to-Ambient – Steady State (Note 2)	$R_{\theta JA}$	40	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.





ON Semiconductor®

<http://onsemi.com>


$V_{(BR)DSS}$	$R_{DS(on)}$ Max	I_D Max
40 V	10 mΩ @ 10 V	64 A
	14.5 mΩ @ 4.5 V	

Dual N-Channel



DPAK 5-LEAD
CASE 175AA

MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year
WW = Work Week
5894L = Specific Device Code
G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping†
NVDD5894NLT4G	DPAK-5 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NVDD5894NL

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
-----------	--------	----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA	40			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V V _{DS} = 40 V	T _J = 25°C		1	μA
			T _J = 125°C		100	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA

ON CHARACTERISTICS (Note 4)

Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250 μA	1.5		2.5	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 50 A		8.3	10	mΩ
		V _{GS} = 4.5 V, I _D = 20 A		11.2	14.5	
Forward Transconductance	g _{FS}	V _{DS} = 15 V, I _D = 10 A		8.8		S

CHARGES AND CAPACITANCES

Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1 MHz V _{DS} = 25 V		2103		pF
Output Capacitance	C _{oss}			259		
Reverse Transfer Capacitance	C _{rss}			183		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 32 V, I _D = 20 A		21		nC
	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 32 V, I _D = 20 A		41		
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _{DS} = 32 V, I _D = 20 A		1.7		nC
Gate-to-Source Charge	Q _{GS}			6.9		
Gate-to-Drain Charge	Q _{GD}			11.3		
Plateau Voltage	V _{GP}			3.5		V

SWITCHING CHARACTERISTICS

Turn-On Delay Time	t _{d(on)}	V _{GS} = 10 V, V _{DS} = 32 V I _D = 20 A, R _G = 2.5 Ω		12.4		ns
Rise Time	t _r			30.2		
Turn-Off Delay Time	t _{d(off)}			36		
Fall Time	t _f			54		

DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	V _{SD}	V _{GS} = 0 V I _S = 20 A	T _J = 25°C		0.88	1.0	V
			T _J = 125°C		0.76		
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dI _S /dt = 100 A/μs I _S = 20A			22.8		ns
Charge Time	t _a				11.2		
Discharge Time	t _b				11.6		
Reverse Recovery Charge	Q _{RR}				13.7		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Avalanche Characteristics

NVDD5894NL

TYPICAL CHARACTERISTICS






Figure 13. Thermal Response



SCALE 1:1

DPAK-5, CENTER LEAD CROP
CASE 175AA
ISSUE B


DATE 15 MAY 2014



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.235	0.245	5.97	6.22
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.020	0.028	0.51	0.71
E	0.018	0.023	0.46	0.58
F	0.024	0.032	0.61	0.81
G	0.180 BSC		4.56 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.045 BSC		1.14 BSC	
R	0.170	0.190	4.32	4.83
R1	0.185	0.210	4.70	5.33
S	0.025	0.040	0.63	1.01
U	0.020	---	0.51	---
V	0.035	0.050	0.89	1.27
Z	0.155	0.170	3.93	4.32

**RECOMMENDED
SOLDERING FOOTPRINT***


SCALE 4:1 (mm/inches)

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, [SOLDERM/D](#).

**GENERIC
MARKING DIAGRAMS***


IC

Discrete

XXXXXX = Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

DOCUMENT NUMBER:	98AON12855D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	DPAK-5 CENTER LEAD CROP	PAGE 1 OF 1

onsemi and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales