


The MP26123 is available in a 4mm x 4mm 16-pin QFN package.

For MPS green status, please visit MPS website under Quality Assurance.
 "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of
 Monolithic Power Systems, Inc.




ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T _A)
MP26123DR	QFN16 (4x4mm)	M26123	-40°C to +85°C

*For Tape & Reel, add suffix –Z (e.g. MP26123DR–Z)

For RoHS compliant packaging, add suffix –LF (e.g. MP MP26123DR–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply Voltage VCC, VIN	26V
V _{SW}	-0.3V to (V _{IN} + 0.3V)
V _{BST}	V _{SW} + 6V
V _{CSP} , V _{BATT}	-0.3V to +18V
V _{ACOK} , V _{CHGOK}	-0.3V to +26V
All Other Pins	-0.3V to +6V
Continuous Power Dissipation (T _A = 25°C) ⁽²⁾	2.7W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to +150°C

Recommended Operating Conditions ⁽³⁾

Supply Voltage V _{IN}	9V to 24V
Maximum Junction Temp. (T _J)	125°C

Thermal Resistance ⁽⁴⁾	θ _{JA}	θ _{JC}
QFN16 (4x4mm)	46	10

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7 4-layer board.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 19V$, $T_A = 25^{\circ}C$, CELLS=0V, unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
Terminal battery voltage	V_{BATT}	CELLS=0V	8.337	8.4	8.463	V
		CELLS=Float	12.505	12.6	12.695	
CSP, BATT current	I_{CSP}, I_{BATT}	Charging disabled		1		μA
Switch on resistance	$R_{DS(ON)}$			0.2		Ω
Switch leakage		$\overline{EN} = 4V, V_{SW} = 0V$		0	1	μA
Peak current limit	$CC^{(5)}$			4.1		A
	TRICKLE			2		A
CC current	I_{CC}	RS1=100m Ω	1.8	2.0	2.2	A
Trickle charge current	$I_{TRICKLE}$			10%		I_{CC}
Trickle charge voltage threshold	V_{TC}			3		V/cell
Trickle charge hysteresis				350		mV
Termination current threshold	I_{BF}		5%	10%	15%	I_{CC}
Oscillator frequency	f_{SW}	CELLS=0V, $V_{BATT} = 7V$		600		kHz
Fold-back frequency		$V_{BATT} = 0V$		190		kHz
Maximum duty cycle			90			%
Maximum current sense voltage (CSP to BATT)	V_{SENSE}		170	200	230	mV
Minimum on time ⁽⁵⁾	t_{ON}			100		ns
Under-voltage lockout threshold rising			3	3.2	3.4	V
Under-voltage lockout threshold hysteresis				200	1000	mV
Open-drain sink current		$V_{DRAIN} = 0.3V$	5			mA
Dead battery indicator		In trickle mode $C_{TMR} = 0.1\mu F$		30		min
Recharge threshold at V_{BATT}	V_{RECHG}			4.0		V/cell
Recharge hysteresis				100		mV
NTC low-temp rising threshold		$R_{NTC} = NCP18X103, 0^{\circ}C$	70.5	73.5	76.5	%of VREF33
NTC high-temp falling threshold		$R_{NTC} = NCP18X103, 50^{\circ}C$	27.5	29.5	31.5	%of VREF33
VIN min head-room (reverse blocking)		$V_{IN} - V_{BATT}$		180		mV

ELECTRICAL CHARACTERISTICS (continued)

$V_{IN} = 19V$, $T_A = 25^{\circ}C$, CELLS=0V, unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
$\overline{EN}$ input low voltage					0.4	V
$\overline{EN}$ input high voltage			1.8			V
$\overline{EN}$ input current		$\overline{EN}=4V$		4		μA
		$\overline{EN}=0V$		0.2		
Supply current (shutdown)		$\overline{EN}=4V$		0.5		mA
		$\overline{EN}=4V$, Consider VREF33 pin output current, $R_3=10k, R_{NTC}=10k$		0.665		mA
Supply current (quiescent)		$\overline{EN}=0V$, CELLS=0V			2.0	mA
Thermal shutdown ⁽⁵⁾				150		$^{\circ}C$
VREF33 output voltage				3.3		V
VREF33 load regulation		$I_{LOAD}=0$ to 10mA		30		mV

Notes:

5) Guaranteed by design.


PIN FUNCTIONS

Pin #	Name	Description
1	VCC	IC supply voltage.
2	NTC	Thermistor Input. Connect a resistor from this pin to VREF33, and the thermistor from this pin to ground.
3	ACOK	Valid Input Supply Indicator. Open drain output. Add pull-up resistor. Logic LOW indicates the presence of a valid input supply.
4	CHGOK	Charging Status Indicator. Open drain output. Add pull-up resistor. Logic LOW indicates normal charging. Logic HIGH indicates either a completed charge process or suspended process because of some fault.
5	VREF33	Internal Linear Regulator, 3.3V Reference Output. Bypass to GND with a 1μF ceramic capacitor.
6	EN	On/Off Control Input.
7	CELLS	Command Input for the Number of Li-ion Cells. Connect to VREF33 or float for 3-cell operation. Ground for 2-cell operation.
8	COMPV	V-LOOP Compensation. Decouple this pin with a capacitor and a resistor.
9	COMPI	I-LOOP Compensation. Decouple this pin with a capacitor and a resistor.
10	BATT	Positive Battery Terminal.
11	CSP	Battery-Charge Current-Sense-Positive Input. Connect a resistor RS1 between CSP and BATT. The full charge current is: $I_{CHG}(A) = \frac{200mV}{RS1(m\Omega)}$.
12	GND	Ground. This pin is the voltage reference for the regulated output voltage. This node should be placed outside of the switching diode (D2) to the input ground path to prevent switching current spikes from inducing voltage noise into the part.
13	TMR	Set Safe Timer Period. 0.1μA current charges and discharges the external capacitor decoupled to GND. The capacitor value programs the timer period.
14	BST	Bootstrap. Requires a charged capacitor to drive the power switch's gate above the supply voltage. Connect a capacitor between SW and BST pins to form a floating supply across the power switch driver.
15	SW	Switch Output.
16	VIN	Regulator Input Voltage. The MP26123 regulates a 9V-to-24V input to a voltage suitable for charging either a 2- or 3-cell Li-ion battery. Requires capacitors to prevent large voltage spikes from appearing at the input.


TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN}=19V$, $C1=4.7\mu F$, $C2=22\mu F$, $L=4.7\mu H$, $RS1=100m\Omega$, Real/Simulation Battery Load, $T_A=25^\circ C$, unless otherwise noted.


2 Cells Battery Charge Curve




2 Cells Charge Current vs. Battery Voltage




3 Cells Battery Charge Curve




3 Cells Charge Current vs. Battery Voltage



NTC Control Window




Breakdown Voltage




Efficiency vs. I_{CHG}

2 Cells, $V_{BATT}=8.4V$




Efficiency vs. I_{CHG}

3 Cells, $V_{BATT}=12.6V$



Efficiency vs. V_{IN}


2 Cells, $V_{BATT}=7.4V$




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{IN}=19V$, $C1=4.7\mu F$, $C2=22\mu F$, $L=4.7\mu H$, $RS1=100m\Omega$, Real/Simulation Battery Load, $T_A=25^\circ C$, unless otherwise noted.


BATT Float Voltage vs. V_{IN}
2 Cells




BATT Charge Full Voltage vs. Temperature
2 Cells




BATT Charge Full Voltage vs. Temperature
3 Cells




RDS_ON vs. Temperature



VREF33 vs. Temperature
 $V_{IN}=19V$



Constant Current Charge vs. Temperature
500mA 2Cells




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*


$V_{IN}=19V$, $C1=4.7\mu F$, $C2=22\mu F$, $L=4.7\mu H$, $RS1=100m\Omega$, Real/Simulation Battery Load, $T_A=25^\circ C$, unless otherwise noted.

Steady State Waveform


Trickle Charge
2 Cells, $V_{BATT}=5V$


Steady State Waveform


CC Charge
2 Cells, $V_{BATT}=7.4V$


Steady State Waveform


CV Charge
2 Cells, $V_{BATT}=8.4V$


Power On Waveform


2 Cells, $I_{CHG}=2A$, $V_{BATT}=8V$


Power Off Waveform


2 Cells, $I_{CHG}=2A$, $V_{BATT}=8V$


EN On Waveform


2 Cells, $I_{CHG}=2A$, $V_{BATT}=8V$


EN Off Waveform


2 Cells, $I_{CHG}=2A$, $V_{BATT}=8V$


NTC Control,

$V_{BATT}=7.4V$, CV Load


Timer Out

2 Cells, Real Battery
 $V_{BATT}=7.7V$, $C_{TMR}=0.47nF$



FUNCTIONAL BLOCK DIAGRAM




Figure 1—Functional Block Diagram

OPERATION

The MP26123 is a peak-current-mode controlled switching charger for use with Li-ion batteries.

At the beginning of a cycle, M1 is off, and the COMP voltage is higher than the output of current sense amplifier, A1. The PWM comparator's output is low, and the rising edge of the 600kHz CLK signal sets the RS flip-flop, which turns on M1, thus connecting the SW pin and the inductor to the input supply.

As the inductor current increases, the output of A1 increases. While the sum of A1's output and the slope compensation remains below the COMP voltage, the failed edge of the CLK resets the RS flip-flop. When this signal exceeds the COMP voltage, the RS flip-flop resets and turns M1 off. The external switching diode D2 then conducts the inductor current.

The MP26123 uses COMP to select the smaller value of GMI and GMV to implement either current loop control or voltage loop control. Current loop control occurs when the battery voltage is low, which results in the saturation of the GMV output. GMI compares the charge current (as a voltage sensed through RS1) against the reference voltage to regulate the charge current to a constant value. When the battery voltage charges up to the reference voltage, the output of GMV goes low and initiates voltage loop control to control the duty cycle to regulate the output voltage.

The MP26123 has an internal linear regulator—VREF33—to power internal circuitry. It can also power external circuitry as long as the load does not exceed the maximum current (30mA). Connect a 1 μ F bypass capacitor from VREF33 to GND to ensure stability.

Charge Cycle (Mode change: Trickle→ CC→ CV)

At the start of a charging cycle, the MP26123 monitors V_{BATT} . If V_{BATT} is lower than the trickle-charge threshold, V_{TC} (typically 3.0V/cell), the charging cycle will start in “trickle-charge mode” (10% of the RS1 programmed constant-charge current, I_{CC}) until the battery voltage reaches V_{TC} .

If the charge stays in the “trickle-charging mode” until “time out” condition is triggered, charging terminates and will not resume until the input power or EN signal refreshes. Otherwise, GMI regulates the charge current to the level set by RS1. The charger is operating at “constant current charging mode.” The duty cycle of the switcher is determined by the COMPI voltage that is regulated by the amplifier GMI.

When the battery voltage reaches constant-voltage-mode threshold, GMV regulates the COMP pin and the duty cycle for constant voltage mode. When the charge current drops to the battery-full threshold, I_{BF} (typical 10% CC), the battery is defined as fully charged, the charger stops charging, and CHGOK goes high to indicate the charge-full condition. If the total charge time exceeds the timer period, the charging terminates at once and will resume when either the input power or EN signal can restart the charger.

Figure 2 shows the typical charge profile of MP26123.




Figure 2—Li-Ion Battery Charge Profile

Automatic Recharge

After the battery has completely recharged, the charger disables all blocks except the battery voltage monitor to limit leakage current. If the battery voltage falls below 4.0V/Cell, the chip will begin recharging using soft-start. The timer will then reset to avoid timer-related charging disruptions.

Charger Status Indication

MP26123 has two open-drain status outputs: $\overline{\text{ACOK}}$ and $\overline{\text{CHGOK}}$. The $\overline{\text{ACOK}}$ pin goes low when the IC supply voltage VCC exceeds the under-voltage lockout threshold and the regulated voltage VIN is 300mV higher than V_{BATT} to make sure the regulator can operate normally. $\overline{\text{CHGOK}}$ indicates charge status. Table 1 describes $\overline{\text{ACOK}}$ and $\overline{\text{CHGOK}}$ outputs under different charge conditions.

Table 1—Charging Status Indication

$\overline{\text{ACOK}}$	$\overline{\text{CHGOK}}$	Charger Status
low	low	In charging
low	high	End of charge, NTC fault, timer out, thermal shutdown, $\overline{\text{EN}}$ disable
high	high	$V_{\text{IN}} - V_{\text{BATT}} < 0.3\text{V}$. $V_{\text{CC}} < \text{UVLO}$,

Timer Operation

MP26123 uses the internal timer to limit the charge period during trickle charge and total charge cycle. Once the charge time exceeds the time limit the MP26123 terminates charging. A good battery should fully recharge within the allotted time period; otherwise the battery has a fault. An external capacitor at the TMR pin programs the time period.

The trickle mode charge time is:

$$T_{\text{TRICKLE_TMR}} = 30 \text{ min s} \times \frac{C_{\text{TMR}}}{0.1\mu\text{F}}$$

The total charge time is:

$$T_{\text{TOTAL_TMR}} = 3 \text{ hours} \times \frac{C_{\text{TMR}}}{0.1\mu\text{F}}$$

When time-out occurs, charger is suspended. And only refresh the input power or EN signal or

auto-recharge (The event that V_{BATT} falls through 4V/cell) can restart the charge cycle.

Negative Thermal Coefficient (NTC) Thermistor

The MP26123 has a built-in NTC-resistance window comparator that allows the MP26123 to sense the battery temperature through the thermistor included in the battery pack. Connect a resistor with an appropriate value from VREF33 to the NTC pin, and connect the thermistor from the NTC pin to GND. A resistor divider determines the voltage on the NTC pin as a function of the battery temperature. Charging halts when the NTC voltage falls below the lower NTC window threshold. Charging resumes when the voltage is within the NTC window range.

Power Path Management

MP26123 is a stand-alone switching charger. Typically, the regulated input voltage VIN receives power from the adapter input, V_{IN} , through a diode that blocks the battery voltage to VCC. For power path application, however, V_{IN} powers the system and charges the battery simultaneously so the user can start-up a device with a drained battery when it is connected to an adapter. Replace the diode from the stand-alone switching charger circuit with a MOSFET to improve system efficiency and reduce voltage drop of the block device.

An additional MOSFET between VIN and the battery allows the battery to charge even in the absence of an adapter or connection to an invalid adapter. Figure 3 shows a typical application circuit with power-path management. When the adapter input is invalid or absent, the block diode is replaced by a MOSFET controlled by $\overline{\text{ACOK}}$ signal.




Figure 3—MP26123 with Power-Path Management

OPERATION FLOW CHART




Figure 4— Normal Charging Operation Flow Chart

OPERATION FLOW CHART (continued)




Figure 5—Fault Protection Flow Chart

APPLICATION INFORMATION

Setting the Charge Current

The charge current of MP26123 is set by the sense resistor RS1 (See Typical Application), and determined with the following equation:

$$I_{CHG}(A) = \frac{200mV}{RS1(m\Omega)} \quad (1)$$

Selecting the Inductor

Use a 1μH to 10μH inductor for most applications. The inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}} \quad (2)$$

Where ΔI_L is the inductor ripple current. Choose ΔI_L to be approximately 30% of the maximum charge current, 2A. V_{OUT} is the 2- or 3-cell battery voltage.

The maximum inductor peak current is:

$$I_{L(MAX)} = I_{CHG} + \frac{\Delta I_L}{2} \quad (3)$$

Under light load conditions below 100mA, use a larger inductor value to improve efficiency.

Select an inductor with a DC resistance of less than 200mΩ to optimize efficiency.

NTC Function

As Figure 6 shows, the low temperature threshold and high-temperature threshold are preset internally to 73.5%·VREF33 and 29.5%·VREF33 using a resistive divider. For a given NTC thermistor, we can select appropriate R3 and R6 resistors to set the NTC window.

For the thermistor (NCP18XH103) noted in above electrical characteristic,

At 0°C, $R_{NTC_Cold} = 27.445k$;

At 50°C, $R_{NTC_Hot} = 4.1601k$.

Assuming that the NTC window is between 0°C and 50°C, we can derive the following equations:

$$\frac{R6 // R_{NTC_Cold}}{R3 + R6 // R_{NTC_Cold}} = \frac{V_{TH_Low}}{VREF33} = 73.5\% \quad (4)$$

$$\frac{R6 // R_{NTC_Hot}}{R3 + R6 // R_{NTC_Hot}} = \frac{V_{TH_High}}{VREF33} = 29.5\% \quad (5)$$

According to equation (4) and equation (5), we determine $R3 = 9.63k$ and $R6 = 505k$.

For simplification, select $R3=10k$ and $R6$ no connect to approximate the specification.




Figure 6— NTC function block

Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input and also the switching noise from the device. Chose an input capacitor with an impedance at the switching frequency less than the input source impedance to prevent high-frequency-switching current. Use ceramic capacitors with X5R or X7R dielectrics with low ESR and small temperature coefficients. A 4.7μF capacitor is sufficient for most applications.

Selecting the Output Capacitor


The output capacitor limits output voltage ripple and ensures regulation loop stability. The output capacitor impedance should be low at the switching frequency. Use ceramic capacitors with X5R or X7R dielectrics.

PC Board Layout


Connect the high frequency and high current paths (GND, IN and SW) to the device with short, wide, and direct traces. Place the input capacitor as close as possible to the IN and GND pins. Place the external feedback resistors next to the FB pin. Keep the switching node SW short and away from the feedback network.

PACKAGE INFORMATION


QFN16 (4 x 4mm)



TOP VIEW




BOTTOM VIEW



SIDE VIEW


PIN 1 ID OPTION A
0.45x45° TYP.



PIN 1 ID OPTION B
R0.25 TYP.



DETAIL A



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) JEDEC REFERENCE IS MO-220, VARIATION VGGC.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.