

Low Harmonic Distortion, 24-Channel SPST High-Voltage Analog Switch

Features

- 24-Channel of High-Voltage Analog Switch
- 3.3V or 5.0V CMOS Input Logic Level
- 24-Channel SPST Configuration
- 20 MHz Data Shift Clock Frequency
- HVCMOS Technology for High Performance
- Very Low Quiescent Power Dissipation ($\sim 10 \mu\text{A}$)
- Low Parasitic Capacitance
- DC to 50 MHz Analog Signal Frequency
- -60 dB Typical OFF-Isolation at 5.0 MHz
- CMOS Logic Circuitry for Low Power
- Excellent Noise Immunity
- Cascadable Serial Data Register with Latches
- Flexible Operating Supply Voltages
- Integrated Bleed Resistors on Outputs (HV2762 Only)

Applications

- Medical Ultrasound Imaging
- Piezoelectric Transducer Drivers
- Inkjet Printer Heads
- Optical MEMS Modules


General Description

HV2662/HV2762 are low-charge injection, low harmonic distortion, 24-channel, high-voltage analog switch integrated circuits (ICs). These ICs excel in applications requiring high-voltage switching controlled by low-voltage control signals, such as medical ultrasound imaging, piezoelectric transducer driver, and printers. HV2762 provides integrated bleed resistors that eliminate voltage build-up on capacitive loads such as piezoelectric transducers. HV2662 does not have integrated bleed resistors.

HV2662/HV2762 shift input data into a 24-bit shift register that can then be retained in a 24-bit latch. To reduce any possible clock feed through noise, the latch-enable bar should be left high until all bits are clocked in during the rising edge of the clock. Using High-Voltage CMOS technology, these ICs combine high-voltage, bilateral DMOS switches and low-power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g., V_{PP}/V_{NN} : +40V/-160V, +100V/-100V, and +160V/-40V.

Package Types




64-ball VFBGA

See [Table 2-1](#) for pin information.

HV2662/HV2762

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

V _{DD} Logic Supply	-0.50 to +6.5V
V _{PP} - V _{NN} Differential Supply	220V
V _{PP} Positive Supply	-0.5 to V _{NN} + 200V
V _{NN} Negative Supply	+0.5 to -200V
Logic Input Voltage	-0.5V to V _{DD} +0.3V
Analog Signal Range	V _{NN} to V _{PP}
Peak Analog Signal Current/Channel	2.0A
Storage Temperature	-65°C to +150°C
Power Dissipation	1.0W

† **Notice:** Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (1,2,3)

Symbol	Parameter	Value
V _{DD}	Logic Power Supply Voltage	3.0V to 5.5V (2)
V _{PP}	Positive High-Voltage Supply	+40V to V _{NN} +200V (2)
V _{NN}	Negative High-Voltage Supply	-40V to -160V (2)
V _{IH}	High-Level Input Voltage	0.9V _{DD} to V _{DD}
V _{IL}	Low-Level Input Voltage	0V to 0.1 V _{DD}
V _{SIG}	Analog Signal Voltage Peak-to-Peak	V _{NN} +10V to V _{PP} -10V (3)
T _A	Operating Free Air Temperature	0°C to +70°C

Note 1: Power-up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

2: Rise and fall times of power supplies V_{DD}, V_{PP}, and V_{NN} should not be less than 1.0 msec.

3: V_{SIG} must be V_{NN} ≤ V_{SIG} ≤ V_{PP} or floating during power-up/down transition.

DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Over recommended operating conditions unless otherwise specified.
See test circuits in Figure 3-2.

Parameter	Symbol	0°C		+25°C			+70°C		Units	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Small Signal Switch ON-Resistance	R _{ONS}	—	—	—	26	—	—	—	Ω	I _{SIG} = 5.0 mA, V _{PP} = +40V, V _{NN} = -160V
		—	—	—	22	—	—	—		I _{SIG} = 200 mA, V _{NN} = -160V
		—	—	—	22	—	—	—		I _{SIG} = 5.0 mA, V _{PP} = +100V, V _{NN} = -100V
		—	—	—	18	—	—	—		I _{SIG} = 200 mA, V _{NN} = -100V
		—	—	—	20	—	—	—		I _{SIG} = 5.0 mA, V _{PP} = +160V, V _{NN} = -40V
		—	—	—	16	—	—	—		I _{SIG} = 200 mA, V _{NN} = -40V
Small Signal Switch ON-Resistance Matching	ΔR _{ONS}	—	20	—	5.0	20	—	20	%	I _{SIG} = 5.0 mA, V _{PP} = +100V, V _{NN} = -100V
Large Signal Switch ON-Resistance	R _{ONL}	—	—	—	30	—	—	—	Ω	V _{SIG} = V _{PP} -10V, I _{SIG} = 1A (Note 1)

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

HV2662/HV2762

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Over recommended operating conditions unless otherwise specified.
See test circuits in [Figure 3-2](#).

Parameter	Symbol	0°C		+25°C			+70°C		Units	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Output-Switch Shunt Resistance (HV2762 Only)	R_{INT}	—	—	20	35	50	—	—	K Ω	Output Switch to R_{GND} , $I_{RINT} = 0.5$ mA
Switch OFF-Leakage per Switch	I_{SOL}	—	5.0	—	1.0	10	—	15	μ A	$V_{SIG} = V_{PP} - 10V$, $V_{NN} + 10V$
DC Offset Switch OFF	V_{OS}	—	300	—	100	300	—	300	mV	No load for HV2762. $R_{LOAD} = 100$ K Ω for HV2662
DC Offset Switch ON		—	500	—	100	500	—	500		
Quiescent V_{PP} Supply Current	I_{PPQ}	—	—	—	10	50	—	—	μ A	All switches OFF
Quiescent V_{NN} Supply Current	I_{NNQ}	—	—	—	-10	-50	—	—		
Quiescent V_{PP} Supply Current	I_{PPQ}	—	—	—	10	50	—	—	μ A	All switches ON, $I_{SW} = 5.0$ mA
Quiescent V_{NN} Supply Current	I_{NNQ}	—	—	—	-10	-50	—	—		
Switch Output Peak Current	I_{SW}	—	—	1.3	2.0	—	—	—	A	V_{SIG} duty cycle < 0.1% (Note 1)
Output Switching Frequency	f_{SW}	—	—	—	—	50	—	—	kHz	Duty cycle = 50% (Note 1)
Average V_{PP} Supply Current	I_{PP}	—	5.0	—	—	5.0	—	5.0	mA	All output switches are turning ON and OFF at 50 kHz with no load.
		—	5.0	—	—	5.0	—	5.0		
		—	5.0	—	—	5.0	—	5.0		
Average V_{NN} Supply Current	I_{NN}	—	5.0	—	—	5.0	—	5.0	mA	All output switches are turning ON and OFF at 50 kHz with no load.
		—	5.0	—	—	5.0	—	5.0		
		—	5.0	—	—	5.0	—	5.0		
Average V_{DD} Supply Current	I_{DD}	—	8.0	—	—	8.0	—	8.0	mA	$f_{CLK} = 5.0$ MHz, $V_{DD} = 5.0V$
Quiescent V_{DD} Supply Current	I_{DDQ}	—	10	—	—	10	—	10	μ A	All logic inputs are static
Data Out Source Current	I_{SOR}	0.45	—	0.45	0.70	—	0.40	—	mA	$V_{OUT} = V_{DD} - 0.7V$
Data Out Sink Current	I_{SINK}	0.45	—	0.45	0.70	—	0.40	—	mA	$V_{OUT} = 0.7V$
Logic Input Capacitance	C_{IN}	—	10	—	—	10	—	10	pF	(Note 2)

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Over recommended operating conditions unless otherwise specified.
See test circuits in [Figure 3-2](#).

Parameter	Symbol	0°C		25°C			70°C		Units	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Setup Time Before $\overline{\text{LE}}$ Rises	t_{SD}	25	—	25	—	—	25	—	ns	(Note 1)
Time Width of $\overline{\text{LE}}$	t_{WLE}	56	—	56	—	—	56	—	ns	$V_{DD} = 3.0V$ (Note 1)
		12	—	12	—	—	12	—		$V_{DD} = 5.0V$ (Note 1)
Clock Delay Time to Data Out	t_{DO}	9.0	40	9.0	—	40	9.0	40	ns	$V_{DD} = 3.0V$ (Note 1)
		8.0	30	8.0	—	30	8.0	30		$V_{DD} = 5.0V$ (Note 1)
Time Width of CLR	t_{WCLR}	55	—	55	—	—	55	—	ns	(Note 1)
Setup Time Data to Clock	t_{SU}	21	—	21	—	—	21	—	ns	$V_{DD} = 3.0V$ (Note 1)
		7.0	—	7.0	—	—	7.0	—		$V_{DD} = 5.0V$ (Note 1)
Hold Time Data from Clock	t_H	5.0	—	5.0	—	—	5.0	—	ns	$V_{DD} = 3.0V$ (Note 1)
		5.0	—	5.0	—	—	5.0	—		$V_{DD} = 5.0V$ (Note 1)
Clock Frequency	f_{CLK}	—	8	—	—	8	—	8	MHz	$V_{DD} = 3.0V$
		—	20	—	—	20	—	20		$V_{DD} = 5.0V$ (Note 1)
Clock Rise and Fall Times	t_R, t_F	—	50	—	—	50	—	50	ns	(Note 1)
Turn ON Time	t_{ON}	—	5.0	—	—	5.0	—	5.0	μs	$V_{SIG} = V_{PP} - 10V$, $R_{LOAD} = 10\text{ k}\Omega$
Turn OFF Time	t_{OFF}	—	5.0	—	—	5.0	—	5.0		
Maximum V_{SIG} Slew Rate	dv/dt	—	20	—	—	20	—	20	V/ns	$V_{PP} = +40V, V_{NN} = -160V$ (Note 1)
		—	20	—	—	20	—	20		$V_{PP} = +100V, V_{NN} = -100V$ (Note 1)
		—	20	—	—	20	—	20		$V_{PP} = +160V, V_{NN} = -40V$ (Note 1)
OFF Isolation	K_O	-30	—	-30	-33	—	-30	—	dB	$f = 5.0\text{ MHz}$, $1.0\text{ k}\Omega//15\text{ pF}$ load (Note 1)
		-58	—	-58	-60	—	-58	—		$f = 5.0\text{ MHz}$, 50Ω load (Note 1)
Switch Crosstalk	K_{CR}	-60	—	-60	-70	—	-60	—	dB	$f = 5.0\text{ MHz}$, 50Ω load (Note 1)
Output Switch Isolation Diode Current	I_{ID}	—	300	—	—	300	—	300	mA	300 ns pulse width, 2.0% duty cycle (Note 1)
OFF Capacitance SW to GND	$C_{SG(OFF)}$	—	14	—	9.0	14	—	14	pF	$V_{SIG} = 0V, f = 1.0\text{ MHz}$ (Note 1)
ON Capacitance SW to GND	$C_{SG(ON)}$	—	17	—	12	17	—	17		
Output Voltage Spike (per Switch)	$+V_{SPK}$	—	—	—	—	150	—	—	mV	$V_{PP} = +40V, V_{NN} = -160V$ $R_{LOAD} = 50\Omega$ (Note 1)
	$-V_{SPK}$	—	—	—	—	150	—	—		
	$+V_{SPK}$	—	—	—	—	150	—	—		$V_{PP} = +100V, V_{NN} = -100V$ $R_{LOAD} = 50\Omega$ (Note 1)
	$-V_{SPK}$	—	—	—	—	150	—	—		
	$+V_{SPK}$	—	—	—	—	150	—	—		$V_{PP} = +160V, V_{NN} = -40V$ $R_{LOAD} = 50\Omega$ (Note 1)
	$-V_{SPK}$	—	—	—	—	150	—	—		

Note 1: Specification is obtained by characterization and is not 100% tested.

HV2662/HV2762

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Over recommended operating conditions unless otherwise specified.
See test circuits in [Figure 3-2](#).

Parameter	Symbol	0°C		25°C			70°C		Units	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Charge Injection (per Switch)	QC	—	—	—	820	—	—	—	pC	$V_{PP} = +40V, V_{NN} = -160V$ (Note 1)
		—	—	—	600	—	—	—		$V_{PP} = +100V, V_{NN} = -100V$ (Note 1)
		—	—	—	350	—	—	—		$V_{PP} = +160V, V_{NN} = -40V$ (Note 1)

Note 1: Specification is obtained by characterization and is not 100% tested.

TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise specified, for all specifications $T_A = T_J = +25^\circ C$

Parameter	Symbol	Min	Typ	Max	Units	Conditions
Temperature Ranges						
Storage Temperature	T_A	-65	—	+150	°C	
Package Thermal Resistances						
Thermal Resistance, 64-Ball VFBGA	θ_{ja}	—	36	—	°C/W	

2.0 PIN DESCRIPTION

The locations of the balls are listed in [Package Types](#).

TABLE 2-1: BALL DESCRIPTION 64-BALL VFBGA

Pin #	HV2662	HV2762	Description
A1	SW22B	SW22B	Analog switch 22 terminal B
A2	V _{NN}	V _{NN}	Negative supply voltage
A3	SW21B	SW21B	Analog switch 21 terminal B
A4	SW20B	SW20B	Analog switch 20 terminal B
A5	SW19B	SW19B	Analog switch 19 terminal B
A6	SW18B	SW18B	Analog switch 18 terminal B
A7	SW17B	SW17B	Analog switch 17 terminal B
A8	SW16B	SW16B	Analog switch 16 terminal B
A9	SW15B	SW15B	Analog switch 15 terminal B
A10	SW15A	SW15A	Analog switch 15 terminal A
B1	SW23B	SW23B	Analog switch 23 terminal B
B2	SW23A	SW23A	Analog switch 23 terminal A
B3	SW22A	SW22A	Analog switch 22 terminal A
B4	SW21A	SW21A	Analog switch 21 terminal A
B5	SW20A	SW20A	Analog switch 20 terminal A
B6	SW19A	SW19A	Analog switch 19 terminal A
B7	SW18A	SW18A	Analog switch 18 terminal A
B8	SW17A	SW17A	Analog switch 17 terminal A
B9	SW16A	SW16A	Analog switch 16 terminal A
B10	SW14B	SW14B	Analog switch 14 terminal B
C1	NC	NC	No connect
C2	V _{PP}	V _{PP}	Positive supply voltage
C9	SW14A	SW14A	Analog switch 14 terminal A
C10	SW13B	SW13B	Analog switch 13 terminal B
D1	CLR	CLR	Latch clear logic input
D2	NC	RGND	No connect/Ground for bleed resistor
D9	V _{NN}	V _{NN}	Negative supply voltage
D10	SW13A	SW13A	Analog switch 13 terminal A
E1	$\overline{\text{LE}}$	$\overline{\text{LE}}$	Latch-enable logic input, low active
E2	CLK	CLK	Clock logic input for shift register
E9	SW12B	SW12B	Analog switch 12 terminal B
E10	SW12A	SW12A	Analog switch 12 terminal A
F1	V _{DD}	V _{DD}	Logic supply voltage
F2	GND	GND	Ground
F9	SW11B	SW11B	Analog switch 11 terminal B
F10	SW11A	SW11A	Analog switch 11 terminal A
G1	D _{IN}	D _{IN}	Data-in logic input
G2	D _{OUT}	D _{OUT}	Data-out logic output
G9	SW10B	SW10B	Analog switch 10 terminal B
G10	V _{NN}	V _{NN}	Negative supply voltage
H1	NC	RGND	No connect/ Ground for bleed resistor
H2	V _{PP}	V _{PP}	Positive supply voltage

HV2662/HV2762

TABLE 2-1: BALL DESCRIPTION 64-BALL VFBGA (CONTINUED)

Pin #	HV2662	HV2762	Description
H9	SW10A	SW10A	Analog switch 10 terminal A
H10	SW9B	SW9B	Analog switch 9 terminal B
J1	SW0A	SW0A	Analog switch 0 terminal A
J2	SW0B	SW0B	Analog switch 0 terminal B
J3	SW1B	SW1B	Analog switch 1 terminal B
J4	SW2B	SW2B	Analog switch 2 terminal B
J5	SW3B	SW3B	Analog switch 3 terminal B
J6	SW4B	SW4B	Analog switch 4 terminal B
J7	SW5B	SW5B	Analog switch 5 terminal B
J8	SW6B	SW6B	Analog switch 6 terminal B
J9	SW7B	SW7B	Analog switch 7 terminal B
J10	SW9A	SW9A	Analog switch 9 terminal A
K1	SW1A	SW1A	Analog switch 1 terminal A
K2	V _{NN}	V _{NN}	Negative supply voltage
K3	SW2A	SW2A	Analog switch 2 terminal A
K4	SW3A	SW3A	Analog switch 3 terminal A
K5	SW4A	SW4A	Analog switch 4 terminal A
K6	SW5A	SW5A	Analog switch 5 terminal A
K7	SW6A	SW6A	Analog switch 6 terminal A
K8	SW7A	SW7A	Analog switch 7 terminal A
K9	SW8A	SW8A	Analog switch 8 terminal A
K10	SW8B	SW8B	Analog switch 8 terminal B

3.0 FUNCTIONAL DESCRIPTION




FIGURE 3-1: Logic Timing Waveforms.

TABLE 3-1: TRUTH TABLE

D0 ¹	D1	...	D15	D16	...	D23 ²	$\overline{LE}$ ³	CLR ⁴	SW0 ^{5,6}	SW1	...	SW15	SW16	...	SW23	
L	—	...	—	—	...	—	L	L	OFF	—	...	—	—	...	—	
H	—		—	—		—	L	L	ON	—		—	—			
—	L		—	—		—	L	L	—	OFF		—	—			
—	H		—	—		—	L	L	—	ON		—	—			
—	—		—	—		—	L	L	—	—		—	—			
—	—		—	—		—	L	L	—	—		—	—			
—	—		L	—		—	L	L	—	—		OFF	—		—	
—	—		H	—		—	L	L	—	—		ON	—		—	
—	—		—	L		—	L	L	—	—		—	OFF		—	—
—	—		—	H		—	L	L	—	—		—	ON		—	—
—	—		—	—		—	L	L	—	—		—	—		—	—
—	—		—	—		—	L	L	—	—		—	—		—	—
—	—		—	—		—	L	L	—	—		—	—		—	—
—	—		—	—		—	L	L	—	—		—	—		—	—
—	—		—	—		—	L	L	—	—		—	—		—	—
—	—		—	—		—	L	L	—	—		—	—		—	—
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L	—	—	—	—	—	—				
—	—	—	—	—	L	L										

Note 1: Serial data is clocked in on the L to H transition of the CLK.

2: DOUT is high when data in the register 23 is high.

3: Shift registers clocking has no effect on the switch states if $\overline{LE}$ is high.

4: The CLR clear input overrides all other inputs.

5: The 24 switches operate independently.

6: All 24 switches go to a state retaining their latched condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low, the shift registers data flow through the latch.

3.1 Application Information





FIGURE 3-2: Test Circuits.


4.0 PACKAGING INFORMATION

4.1 Package Marking Information

64-Ball VFBGA



Example




Legend:	XX...X	Product Code or Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC [®] designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.

HV2662/HV2762

64-Ball Very Thin Fine Pitch Ball Grid Array (GA) - 7x7x1.0 mm Body [VFBGA] Supertex Legacy



Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-370-GA Rev A Sheet 1 of 2

64-Ball Very Thin Fine Pitch Ball Grid Array (GA) - 7x7x1.0 mm Body [VFBGA] Supertex Legacy

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	64		
Pitch	e	0.65 BSC		
Overall Height	A	-	-	1.00
Standoff	A1	0.16	-	0.25
Molded Cap Thickness	A3	0.45 REF		
Overall Width	E	7.00 BSC		
Overall Ball Pitch	E1	5.85 BSC		
Overall Length	D	7.00 BSC		
Overall Ball Pitch	D1	5.85 BSC		
Ball Diameter	Øb	0.25	0.30	0.35

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-370-GA Rev A Sheet 2 of 2

HV2662/HV2762

64-Ball Very Thin Fine Pitch Ball Grid Array (GA) - 7x7x1.0 mm Body [VFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

		Units	MILLIMETERS		
		Dimension Limits	MIN	NOM	MAX
Contact Pitch	E1		0.65 BSC		
Contact Pitch	E2		0.65 BSC		
Contact Pad Spacing	C1			5.85	
Contact Pad Spacing	C2			5.85	
Contact Pad Diameter (X64)	X			0.25	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2370-GA Rev A

APPENDIX A: REVISION HISTORY

Revision C (February 2026)

- Updated the [DC Electrical Characteristics](#) table.

Revision B (August 2020)

- Updated [Packaging Information](#) section.

Made minor typographical corrections.

Revision A (May 2016)

- Converted Supertex Docs #'s DSFP-2662 and DSFP-HV2762 to Microchip DS20005372.
- Merged HV2662 and HV2762 into one document.
- Updated [“Product Identification System”](#).
Removed parts with a package code of “LA”;
Added package “GA”.
- EOL of 64-Ball LFGA package (LB) per PCN JAON-20WQKC840.
- Added information for 64-Ball VFBGA (GA) throughout.
- Minor text changes throughout.

HV2662/HV2762

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>XX</u>	-	<u>X</u>	-	<u>X</u>
Device	Package Options		Environmental		Media Type
Device:	HV2662 = 24-Channel, HV Analog Switch HV2762 = 24-Channel, HV Analog Switch with Bleed Resistors				
Package:	GA = 64-ball VFBGA				
Environmental	G = Lead (Pb)-free/RoHS-compliant package				
Media Type:	(blank) = 120/Tray for GA package				

Examples:		
a)	HV2662GA-G:	64-ball VFBGA package, 120/Tray
b)	HV2762GA-G:	64-ball VFBGA package, 120/Tray

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-2761-3

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.