

Radiation-Tolerant Single Port Fast Ethernet Copper PHY with RGMII/MII/RMII Interfaces

OVERVIEW

The VSC8540RT device is a radiation tolerant single port Fast Ethernet copper PHY targeting space-constrained 10/100BASE-TX applications. It is designed to withstand the harsh aerospace environment with enhanced radiation performances, extreme temperatures, and vacuum while being highly reliable. It features integrated line-side termination to conserve board space, lower EMI, and improve system performance. Additionally, integrated RGMII timing compensation eliminates the need for on-board delay lines.


Microchip's EcoEthernet™ v2.0 technology supports IEEE® 802.3az Energy-Efficient Ethernet (EEE) and power-saving features to reduce power based on link state and cable reach. VSC8540RT device optimizes power consumption in all link operating speeds and features a Wake-on-LAN (WoL) power management mechanism for bringing the PHY out of a low-power state using designated magic packets.

Fast link failure (FLF) indication for high availability networks identifies the onset of a link failure for 10BASE-T/100BASE-TX links. Potential link failure events can be more flexibly monitored using an enhanced FLF2 state machine, which goes beyond FLF indication by enabling signaling of the link potentially going down within 150 μ s.

The device includes recovered clock output for Synchronous Ethernet applications. Programmable clock squelch control is included to inhibit undesirable clocks from propagating and to help prevent timing loops.

The following illustration shows a high-level, general view of a typical VSC8540RT application.

FIGURE 1: APPLICATION DIAGRAM



FEATURES

- Superior PHY and Interface Technology
- Integrated 10/100BASE-TX Ethernet copper transceiver with the industry's only non-TDR-based VeriPHY™ cable diagnostics algorithm
- Patented line driver with low EMI voltage mode architecture and integrated line-side termination resistors
- Wake-on-LAN using magic packets
- HP Auto-MDIX and manual MDI/MDIX support
- RGMII/MII/RMII MAC interface
- Jumbo frame support up to 16 Kbytes with programmable synchronization FIFOs

Synchronous Ethernet and IEEE 1588 Time Stamp Support

- Recovered clock output with programmable clock squelch control for G.8261 Synchronous Ethernet applications
- Clock output squelch to inhibit clocks during auto-negotiation and no link status
- Clause 45 registers to support IEEE 802.3bf

VSC8540RT

- IEEE 1588 Start of Frame (SOF) detection to enhance 1588v2 PTP time stamp accuracy

Fast Link Up/Link Drop Modes

- Fast link failure indication (programmable down to <150 μ s)

Best-in-Class Power Consumption

- EcoEthernet™ v2.0 green energy efficiency with ActiPHY™, PerfectReach™, and IEEE 802.3az Energy-Efficient Ethernet
- Fully optimized power consumption for all link speeds
- Clause 45 registers to support Energy-Efficient Ethernet

Key Specifications

- Compliant with IEEE 802.3 (10BASE-T, 100BASE-TX) specifications
- Supports RGMII, MII, RMII
- Supports a variety of clock sources: 25 MHz Xtal, 25 MHz OSC, 50 MHz OSC, 125 MHz OSC
- Supports programmable output frequencies of 25 MHz, 50 MHz, or 125 MHz, regardless of chosen Xtal or OSC frequencies
- Supports a wide array of stand-alone hardware configuration options
- Supports all 5 bits of MDIO/MDC addressing possible for managed mode designs using pull-up/pull-down resistors
- Low alpha mold compound (VQFN68 only)
- Optionally reports if a link partner is requesting inline Power-over-Ethernet (PoE and PoE+)

Operating Range

- Supply Voltage:
 - Core: 1V (0.95V-1.05V)
 - Analog Circuits: 2.5V (2.38V-2.62V)
 - RGMII V1.3 and V2.0 (without HSTL support), MII, RMII V1.2: supports 1.5V (1.425V-1.575V), 1.8V (1.71V-1.89V), 2.5V (2.38V-2.62V) and 3.3V (3.135V-3.465V)
- Temperature: -55 °C to 125 °C ambient

Packages

- VQFN68, 68-lead VQFN, 8 mm x 8 mm body size, 0.4 mm pin pitch and 0.9 mm maximum height
- CQFP68, 68-lead CQFP, 13.05 mm x 13.05 mm body size, 0.635 mm pin pitch and 3.68 mm maximum height

ESD

- HBM: 2000V
- CDM:
 - VQFN68: 1000V
 - CQFP68: 500V

Radiation Performances

- No Single Event Latch-up below a LET of 78 MeV.cm²/mg @125°C
- TID immunity successfully tested up to 100 Krad(si) according to ESCC-22900 test method.

Mass

- VQFN68: 154 mg
- CQFP68:
 - With bended lead cut at 2 mm from edge: 2.008g
 - With tie bars: 7.343g

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Contents

Overview	1
Features	1
1.0 SPACE QUALITY GRADE	7
2.0 Block Diagram	8
3.0 Pin Descriptions	9
3.1 Pin Identifications	9
3.2 Pin Diagram	9
3.3 Pins by Function	10
4.0 Ordering Information	17
5.0 Functional Descriptions	18
5.1 Operating Modes	18
5.2 MAC Interface	18
5.3 Hardware Mode Strapping and PHY Addressing	21
5.4 Cat5 Twisted Pair Media Interface	24
5.5 Reference Clock	26
5.6 Ethernet Inline-Powered Devices	27
5.7 IEEE 802.3af Power-over-Ethernet Support	28
5.8 ActiPHY Power Management	28
5.9 Media Recovered Clock Output	29
5.10 Serial Management Interface	30
5.11 LED Interface	32
5.12 Wake-On-LAN and SecureOn	34
5.13 Fast Link Failure Indication	35
5.14 Fast Link Failure 2™ (FLF2™) Indication	35
5.15 Start of Frame (SOF) Indication	35
5.16 Forced Speed Mode Link-Up Timing	36
5.17 Testing Features	36
5.18 Configuration	38
6.0 Registers	39
6.1 Register and Bit Conventions	39
6.2 IEEE 802.3 and Main Registers	40
6.3 Extended Page 1 Registers	51
6.4 Extended Page 2 Registers	55
6.5 General Purpose Registers	61
6.6 Clause 45 Registers to Support Energy-Efficient Ethernet and 802.3bf	63
7.0 Design Considerations	66
7.1 Link status LED remains on while COMA_MODE pin is asserted high	66
7.2 10BASE-T signal amplitude	66
7.3 Receive error counter only clears when NRESET applied in RMII mode	66
7.4 Anomalous PCS error Indications in Energy Efficient Ethernet Mode	66
7.5 Half-duplex operation in RGMII MAC interface mode	66
8.0 Electrical Specifications	67
8.1 Absolute Maximum Ratings	67
8.2 Recommended Operating Conditions	67
8.3 DC Characteristics	68
8.4 AC Characteristics	72
9.0 Package Information	81
9.1 68-Pin Plastic Very Small Quad Flat No-leads	81

VSC8540RT

9.2 68-Pin Ceramic Quad Flat Package	83
Appendix J: Revision History	86
Product Identification System.....	88
Microchip Information.....	90
Trademarks	90
Legal Notice	90
Microchip Devices Code Protection Feature	90

1.0 SPACE QUALITY GRADE


The hermetic VSC8540RT is manufactured in compliance with MIL class Q or class V requirements: screening testing, qualification testing, and TCI/QCI-specifications. The plastic VSC8540RT is qualified in compliance with the AEC-Q100 automotive requirements, with specific additional tests necessary for space applications. Screening and qualification flows are described in *Aerospace & Defense AEQA0242 specification*, available on Microchip web site.

VSC8540RT

2.0 BLOCK DIAGRAM

The following illustration shows the primary functional blocks of the VSC8540RT device.

FIGURE 2-1: BLOCK DIAGRAM



3.0 PIN DESCRIPTIONS

The VSC8540RT device has 68 pins, which are described in this section.

3.1 Pin Identifications

This section contains the pin descriptions for the VSC8540RT device. The following table provides notations for definitions of the various pin types.

TABLE 3-1: PIN TYPE SYMBOL DEFINITIONS


Symbol	Pin Type	Description
A	Analog	Analog
ADIFF	Analog differential	Analog differential signal pair
I	Input	Input without on-chip pull-up or pull-down resistor
I/O	Bidirectional	Bidirectional input or output signal
O	Output	Output signal
P	Power	Power
PD	Pull-down	On-chip pull-down resistor present
PU	Pull-up	On-chip pull-up resistor present

3.2 Pin Diagram

The following illustration shows the pin diagram for the VSC8540RT device, as seen looking through the package from the top of it. Note that the exposed pad for the plastic package or the heat slug for the ceramic package connects to the package ground and have both the same size.

VSC8540RT

FIGURE 3-1: PIN DIAGRAM



3.3 Pins by Function

This section contains the functional pin descriptions for the VSC8540RT device. All power supply pins must be connected to their respective voltage input, even if certain functions are not used for a specific application. No power supply sequencing is required. However, clock and power must be stable before releasing Reset. The SMI pins are referenced to VDDMDIO.

TABLE 3-3: PINS BY FUNCTION

Functional Group	Name	Number	Type	I/O Domain	Description
Cu PHY Media	P0_D0N	12	ADIFF	VDD25A	Tx/Rx channel A negative signal
Cu PHY Media	P0_D0P	13	ADIFF	VDD25A	Tx/Rx channel A positive signal
Cu PHY Media	P0_D1N	9	ADIFF	VDD25A	Tx/Rx channel B negative signal
Cu PHY Media	P0_D1P	10	ADIFF	VDD25A	Tx/Rx channel B positive signal

TABLE 3-3: PINS BY FUNCTION

Miscellaneous	REF_FILT_A	67	A	VDD25A	Reference filter connects to an external 0.01 uF (20%) capacitor to analog ground
Miscellaneous	REF_REXT_A	1	A	VDD25A	Reference connects to an external 2k Ω (1%) resistor to analog ground
Miscellaneous	RESERVED_0	66		VDD25A	Reserved signal, leave unconnected
Miscellaneous	RESERVED_1	65		VDD25A	Reserved signal, leave unconnected
Miscellaneous	RESERVED_2	7	ADIFF	VDD25A	Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 6.
Miscellaneous	RESERVED_3	6	ADIFF	VDD25A	Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 7.
Miscellaneous	RESERVED_4	4	ADIFF	VDD25A	Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 3.
Miscellaneous	RESERVED_5	3	ADIFF	VDD25A	Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 4.
Miscellaneous	RESERVED_6	47	I, PD	VDDMAC	Reserved signal, leave unconnected
Miscellaneous	RESERVED_7	46	I, PD	VDDMAC	Reserved signal, leave unconnected
Miscellaneous	RESERVED_8	45	I, PD	VDDMAC	Reserved signal, leave unconnected
Miscellaneous	RESERVED_9	43	I, PD	VDDMAC	Reserved signal, leave unconnected
Miscellaneous	RXD4	24	I/O, PD	VDDMAC	SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device.
Miscellaneous	RXD5	23	I/O, PD	VDDMAC	SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device.

TABLE 3-3: PINS BY FUNCTION

Miscellaneous	RXD6	21	I/O, PD	VDDMAC	SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device.
Miscellaneous	RXD7	20	I/O, PD	VDDMAC	SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device.
Miscellaneous	THERMDA	15	A	VDD25A	Thermal Diode Anode
Miscellaneous	THERMDC_VSS	16	A	VDD25A	Thermal Diode Cathode connected to device ground. Temperature sensor must be chosen accordingly.
PHY Configuration	CLK_SQUELCH_IN	57	I, PD	VDDIO	Input control to squelch recovered clock
PHY Configuration	CLKOUT	54	I/O, PD	VDDIO	Clock output, can be enabled or disabled. Output a clock based on the local reference clock with programmable frequency. This pin is not active when NRESET is asserted and is disabled by default. When disabled, the pin is held low. The logic state on this pin is latched on the rising edge of NRESET to configure CLKOUT output. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
PHY Configuration	COMA_MODE	56	I/O, PU	VDDIO	When this pin is asserted high, PHY is held in a powered down state. When de-asserted low, PHY is powered up and resumes normal operation. This signal is also used to synchronize the operation of multiple chips on the same PCB to provide visual synchronization for LEDs driven by separate chips.
PHY Configuration	FASTLINK_FAIL	52	O	VDDIO	Fast link failure indication signal
PHY Configuration	LED0	60	O	VDDIO	LED direct drive outputs. All LED pins are active low. LED_DATA output in serial LED mode.

TABLE 3-3: PINS BY FUNCTION

PHY Configuration	LED1	59	O	VDDIO	LED direct drive outputs. All LED pins are active low. LED_CLK output in serial LED mode.
PHY Configuration	NRESET	53	I, PD	VDDIO	Device reset. Active low input that powers down the device and sets all register bits to their default state.
PHY Configuration	RCVRD_CLK	55	O	VDDIO	Recovered clock output, can be enabled or disabled. Output a clock based on the selected active media with programmable frequency. This pin is not active when NRESET is asserted. When disabled, the pin is held low.
PHY Configuration	REFCLK_SEL_0	62	I, PU	VDDIO	Reference clock mode/frequency select signal
PHY Configuration	REFCLK_SEL_1	61	I, PU	VDDIO	Reference clock mode/frequency select signal
PHY Configuration	XTAL1	63	I	VDD25A	Crystal/single ended reference clock input
PHY Configuration	XTAL2	64	O	VDD25A	Crystal output, leave unconnected when using single ended reference clock
Power	VDD1	17	P	—	1.0V digital core power
Power	VDD1	34	P	—	1.0V digital core power
Power	VDD1A	5	P	—	1.0V analog power requiring additional PCB power supply filtering
Power	VDD1A	14	P	—	1.0V analog power requiring additional PCB power supply filtering
Power	VDD1A	68	P	—	1.0V analog power requiring additional PCB power supply filtering
Power	VDD25A	2	P	—	2.5V analog power requiring additional PCB power supply filtering
Power	VDD25A	8	P	—	2.5V analog power requiring additional PCB power supply filtering
Power	VDD25A	11	P	—	2.5V analog power requiring additional PCB power supply filtering
Power	VDDIO	58	P	—	2.5V or 3.3V general I/O power
Power	VDDMAC	22	P	—	1.5V, 1.8V, 2.5V, or 3.3V RGMII/MII/RMII MAC power
Power	VDDMAC	28	P	—	1.5V, 1.8V, 2.5V, or 3.3V RGMII/MII/RMII MAC power

TABLE 3-3: PINS BY FUNCTION

Power	VDDMAC	39	P	—	1.5V, 1.8V, 2.5V, or 3.3V RGMII/MII/RMII MAC power
Power	VDDMAC	44	P	—	1.5V, 1.8V, 2.5V, or 3.3V RGMII/MII/RMII MAC power
Power	VDDMDIO	49	P	—	1.2V, 1.5V, 1.8V, 2.5V, or 3.3V power for SMI pins
R/GMII	COL	18	I/O, PD	VDDMAC	MII collision output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	CRS	19	I/O, PD	VDDMAC	MII carrier sense output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	MII_TXCLK	36	I/O, PD	VDDMAC	MII transmit clock output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	RX_CLK	32	I/O, PD	VDDMAC	RGMII/MII receive clock output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	RX_DV/RX_CTL	30	I/O, PD	VDDMAC	MII receive data valid output / RGMII receive control output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	RX_ER	31	I/O, PD	VDDMAC	MII receive data error output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.

TABLE 3-3: PINS BY FUNCTION

R/GMII	RXD0	29	I/O, PD	VDDMAC	RGMII/MII data output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	RXD1	27	I/O, PD	VDDMAC	RGMII/MII data output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	RXD2	26	I/O, PD	VDDMAC	RGMII/MII data output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	RXD3	25	I/O, PD	VDDMAC	RGMII/MII data output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Section 5.3, Hardware Mode Strapping and PHY Addressing for details.
R/GMII	TX_CLK	37	I, PD	VDDMAC	RGMII transmit clock input
R/GMII	TX_EN/TX_CTL	33	I, PD	VDDMAC	MII transmit data enable input/ RGMII transmit data control input
R/GMII	TX_ER	35	I, PD	VDDMAC	MII transmit data error input
R/GMII	TXD0	38	I, PD	VDDMAC	RGMII/MII data input
R/GMII	TXD1	40	I, PD	VDDMAC	RGMII/MII data input
R/GMII	TXD2	41	I, PD	VDDMAC	RGMII/MII data input
R/GMII	TXD3	42	I, PD	VDDMAC	RGMII/MII data input
SMI	MDC	48	I	VDDMDIO	Management data clock. A 0 MHz to 12.5 MHz reference input is used to clock serial MDIO data into and out of the PHY.
SMI	MDINT	51	O, OD	VDDMDIO	Management interrupt signal. These pins can be tied together in a wired-OR configuration with only a single pull-up resistor.

VSC8540RT

TABLE 3-3: PINS BY FUNCTION

SMI	MDIO	50	I/O	VDDMDIO	Management data input/output pin. Serial data is written or read from this pin bi-directionally between the PHY and station manager synchronously on the positive edge of MDC. One external pull-up resistor is required at the station manager.
-----	------	----	-----	---------	--

4.0 ORDERING INFORMATION

The VSC8540RT device is offered in two lead-free (Pb-free) 68-pin packages

- Very Small Quad Flat No-lead (VQFN68) plastic package with an exposed pad, 8 mm × 8 mm body size, 0.4 mm pin pitch, and 0.9 mm maximum height
- Ceramic Quad Flat Package (CQFP68) with a heat slug, 13.05 mm x 13.05 mm body size, 0.635 mm pin pitch and 3.68 mm maximum height

The following table lists the ordering information for the VSC8540RT device.

TABLE 4-1: ORDERING INFORMATION

Ordering Code	Interface	Ethernet Bandwidth	Package	Quality Flow ¹
VSC8540WZBRT-E	RGMII/MII/RMII	10/100 Mbps	CQFP68	Engineering Samples
VSC8540WZBRT-MQ				QML-Q equivalent
VSC8540WZBRT-SV				QML-V equivalent
VSC8540WZBRT-HC				Hirel Ceramic (HC)
VSC8540XMVRT-HP			VQFN68	Hirel Plastic (HP)
VSC8540XMVRT-SP				QML-P equivalent

Note 1: Screening and quality flows are described in the Aerospace & Defense AEQA0242 specification, available on Microchip web site.

VSC8540RT

5.0 FUNCTIONAL DESCRIPTIONS

This section describes the functional aspects of the VSC8540RT device, including available configurations, operational features, and testing functionality. It also defines the device setup parameters that configure the device for a particular application.

5.1 Operating Modes

The following table lists the operating modes of the VSC8540RT device.

TABLE 5-1: OPERATING MODES

Operating Mode	Supported Media
RGMII-Cat5	10/100BASE-TX
MII-Cat5	10/100BASE-TX
RMII-Cat5	10/100BASE-TX

5.2 MAC Interface

The VSC8540RT device supports RMII version 1.2, RGMII versions 1.3 and 2.0, and MII MAC interfaces at 1.5V, 1.8V, 2.5V, and 3.3V operating voltages. In order to help reduce EMI, the VSC8540RT device also includes edge rate programmability for the MAC interface signals through register 27E2.7:5.

The recommended values for R_S resistor (as shown in [Figure 5-1](#), [Figure 5-4](#), and [Figure 5-5](#)) are listed in the following table.

TABLE 5-2: RECOMMENDED VALUES FOR R_S ($\pm 5\%$)


VDDMAC Value	R_S Value
1.5 V	27 Ω
1.8V	33 Ω
2.5V	39 Ω
3.3V	39 Ω

Refer to the *MAC datasheet* for the value to use for R_T resistor.

5.2.1 RGMII MAC INTERFACE MODE

The VSC8540RT device supports RGMII versions 1.3 and 2.0 (without HSTL modes). The RGMII interface supports 10 Mbps and 100 Mbps speeds, and is used as an interface to a RGMII-compatible MAC. The device is compliant with the RGMII interface specification when VDDMAC is operating at 2.5V. While the RGMII specification only specifies operation at 2.5V, the device can also support the RGMII interface at 1.5V, 1.8V, and 3.3V.


FIGURE 5-1: RGMII MAC INTERFACE



5.2.2 MII INTERFACE MODE

The MII interface supports 10 Mbps and 100 Mbps speeds, and is used as an interface to a MII-compatible MAC. The device is compliant with the MII interface specification when VDDMAC is operating at 3.3V. While the MII specification only specifies operation at 3.3V, the device can also support the MII interface at 1.5V, 1.8V, and 2.5V.


FIGURE 5-2: MII MAC INTERFACE



5.2.3 RMII MODE

The RMII interface supports 10 Mbps and 100 Mbps speeds, and is used as an interface to a RMII-compatible MAC. The device is compliant with the RMII interface specification when VDDMAC is operating at 3.3V. While the RMII specification only specifies operation at 3.3V, the device can also support the RMII interface at 1.5V, 1.8V and 2.5V.

FIGURE 5-3: RMII MAC INTERFACE



5.2.3.1 RMII Pin Allocation

The following table lists the chip pins used for RMII signaling in RMII mode.

TABLE 5-3: RMII PIN ALLOCATION

Chip Pin	RMII Signal
TX_CLK	RMII_CLKIN
RX_CLK	RMII_CLKOUT

TABLE 5-3: RMII PIN ALLOCATION (CONTINUED)

Chip Pin	RMII Signal
TXD3	TX_ER (to support 802.3az)
TXD1	TXD1
TXD0	TXD0
TX_EN/TX_CTL	TX_EN
RXD1	RXD1
RXD0	RXD0
RXD3	RX_ER
RX_DV/RX_CTL	CRS_DV

Even though the RMII specification does not call for the use of TX_ER signal, it is required in order to support Energy-Efficient Ethernet (802.3az).

5.2.3.2 RMII Clocking Overview

When the device is in RMII mode, the clock inputs to the device need to support the various modes in which RMII device can operate. There are two basic modes of operation in RMII mode:


- Mode 1—system provides a 50 MHz clock that is used to clock the RMII interface and must be used as the chip reference clock.
- Mode 2—PHY operates from a 25 MHz or 125 MHz reference clock, and sources the 50 MHz clock used for the RMII interface.

These two modes of operation and the clocking schemes are described in the following sections.

5.2.3.2.1 Mode 1

In this mode of operation, an external source is used to provide a 50 MHz clock through the RMII_CLKIN and the XTAL1 pin. This 50 MHz clock is used as the main clock for the RMII interface, and must be used as the reference clock for the PHY connected to the XTAL1 pin. There is no phase requirement concerning the clock arrival at the RMII_CLKIN pin as compared to the XTAL1 pin. In this mode, the RMII_CLKOUT signal from the PHY is not used. The RMII_CLKOUT is enabled by default and that clock output should be disabled through register 27E2.4. The following figure illustrates RMII signal connections at the system level.


FIGURE 5-4: MODE 1



5.2.3.2.2 Mode 2

In this mode of operation, the PHY operates from a 25 MHz crystal (XTAL1 and XTAL2) or 25 MHz/125 MHz single-ended external clock (XTAL1), and sources the 50 MHz clock required for the RMII interface. This 50 MHz clock is output from the PHY on the RMII_CLKOUT pin and then connected to the MAC and PHY RMII_CLKIN signals. In this mode, the PHY generates a 50 MHz clock for the system and that clock output is enabled. The following figure illustrates RMII signal connections at the system level.

FIGURE 5-5: MODE 2



5.2.4 MAC INTERFACE EDGE RATE CONTROL

The VSC8540RT device includes programmable control of the rise/fall times for the MAC interface signals. The default setting will select the fastest rise/fall times. However, the fast edge rate will result in higher power consumption on the MAC interface and may result in higher EMI.

It is recommended that the user select the appropriate edge rate setting based on the VDDMAC supply voltage, as shown in the following table.

TABLE 5-4: RECOMMENDED EDGE RATE SETTINGS

VDDMAC Voltage	Edge Rate Setting
3.3V	100
2.5V	100
1.8V	111
1.5V	111

In order to further reduce power consumption and EMI, the user may elect to choose a slower edge rate than recommended if the end application supports it.

The MAC interface signal rise/fall times can be changed by writing to register bits 27E2.7:5. The typical change in edge rate for each setting at various VDDMAC voltages is shown in the following table.

TABLE 5-5: MAC INTERFACE EDGE RATE CONTROL

Register Setting	Edge Rate Change (VDDMAC)			
	3.3V	2.5V	1.8V	1.5V
111 (fastest)	Default	Default	Default (recommended)	Default (recommended)
110	-2%	-3%	-5%	-6%
101	-4%	-6%	-9%	-14%
100	-7% (recommended)	-10% (recommended)	-16%	-21%
011	-10%	-14%	-23%	-29%
010	-17%	-23%	-35%	-42%
001	-29%	-37%	-52%	-58%
000 (slowest)	-53%	-63%	-76%	-77%

These values are based on measurements performed on typical silicon at nominal supply and room temperature settings.

5.3 Hardware Mode Strapping and PHY Addressing

The VSC8540RT device provides hardware-configured modes of operation that are achieved by sampling output pins on the rising edge of reset and pulling the pin to a logic HIGH or LOW level. If the default logic level set by the internal pulling resistors (detailed in Type column of section Pins by Function) is not the desired one, external stronger 4k7 pull-

VSC8540RT

ing resistors need to be added to your design. These output pins are required by the device as inputs while NRESET is asserted and the logic state of the pin is latched in the device upon de-assertion of NRESET. To ensure correct operation of the hardware strapping function, any other device connected to these pins must not actively drive a signal onto them.

The following table describes the pins used for this purpose and their respective modes.

TABLE 5-6: HARDWARE MODE STRAPPING AND PHY ADDRESSING

Pin(s)	Operation Mode
CLKOUT	Enable/disable CLKOUT signal
RX_CLK	Managed or unmanaged mode
RXD0	Signal A
RXD1	Signal B
RXD2	Signal C
RXD3	Signal D
RX_DV/RX_CTL	Signal E
MII_TXCLK	Select MII or RGMII/RMII MAC interface mode
RXD4	PHY address bit 0 in unmanaged mode
RXD5	PHY address bit 1 in unmanaged mode
RXD6	CLKOUT frequency selection bit 0
RXD7	CLKOUT frequency selection bit 1

5.3.1 CLKOUT SIGNAL CONFIGURATION

When the CLKOUT signal is pulled LOW and the state of that signal is latched to logic 0 on the rising edge of reset, the CLKOUT output is disabled and the device will drive a logic low level on that pin after reset de-assertion. When the CLKOUT signal is pulled HIGH and the state of that signal is latched to logic 1, the CLKOUT output is enabled. This behavior can also be controlled through register 13G.15.

The CLKOUT signal is frequency-locked to the reference clock signal input through XTAL1/XTAL2 pins. The frequency of CLKOUT can be programmed to the following values through register 13G.14:13:

- 25 MHz
- 50 MHz
- 125 MHz

5.3.2 MANAGED MODE

When RX_CLK pin is pulled LOW and the state of that signal is latched to logic 0 on the rising edge of reset, the device operates in a managed mode. In managed mode, the remaining 5 signals (A–E) are used to set the PHY address, allowing up to 32 devices to reside on the shared MDIO bus. In this mode, the device can be configured using register access and no additional hardware configurability is provided. The following table lists the assigned PHY address values in managed mode.

TABLE 5-7: MANAGED MODE

Signal	PHY Address Values
Signal A	PHY address bit 0
Signal B	PHY address bit 1
Signal C	PHY address bit 2
Signal D	PHY address bit 3
Signal E	PHY address bit 4

5.3.3 UNMANAGED MODE

When RX_CLK is pulled HIGH and the state of that signal is latched to logic 1 on the rising edge of reset, the device operates in an unmanaged mode. The signals A–E are used to set default chip configurations, as described in the following sections.

Note: The default values for the following registers depend on the chosen hardware strapping options.

- 0.13, 0.6—Forced speed selection

- 0.12—Enable autonegotiation
- 0.8—Duplex
- 23.12:11—MAC interface selection
- 19E1.3:2—Force MDI crossover
- 20E2.6:4—RX_CLK delay
- 20E2.2:0—TX_CLK delay

Additionally, the following registers are set to 1 by default in unmanaged mode.

- 28.6—ActiPHY enable

5.3.3.1 Signals A and B

Signals A and B are used to set the RGMII RX_CLK and TX_CLK delay settings (as defined in register 20E2), as per the following table.

TABLE 5-8: SIGNALS A AND B

Signals A, B	RX_CLK and TX_CLK Delay Setting
0, 0	000 - 0.2 ns
0, 1	010 - 1.1 ns
1, 0	100 - 2.0 ns
1, 1	110 - 2.6 ns

5.3.3.2 Signals C and D

Signals C and D are used to select the link advertisement settings, as defined in the following table.

TABLE 5-9: SIGNALS C AND D

Signals C, D	Link Advertisement
0, 0/1	Default mode of operation, 10/100 FDX/HDX, autoneg ON
1, 0	100BTX, HDX forced mode, autoneg OFF
1, 1	10BT, HDX forced mode, autoneg OFF

5.3.3.3 Signal E

Signal E is used to select between RMII and RGMII MAC interface modes. When the state of Signal E is latched to logic 0 on the rising edge of reset, the device operates in RGMII mode. When the state of Signal E is latched to logic 1 on the rising edge of reset, the device operates in RMII mode.

Note: RMII only supports 10/100 Mbps speeds. When RMII mode is selected, the link advertisement selection must also be changed to either 01, 10, or 11 settings, as defined in [Table 5-9](#).

Note: Correct configuration of the device is an end user responsibility, and no attempt is made in the device to disallow incorrect configurations.

Additionally, in unmanaged mode, the following settings are changed from their default values:

- Enable ActiPHY (register 28.6 set to 1)

5.3.3.4 PHY Address Bit 0/1 Selection in Unmanaged Mode

The RXD4 and RXD5 pins can be pulled LOW or HIGH to set the bit 0 and bit 1 of the device PHY address. The upper 3 bits of the PHY address are always set to 0, and the lower 2 bits can be set to one of 4 possible combinations through this external strapping option to provide a total of 4 PHY addresses in unmanaged operation.

5.3.4 MII OR RGMII/RMII MAC INTERFACE MODE

When MII_TXCLK pin is pulled LOW and the state of that signal is latched to logic 0 on the rising edge of reset, the device operates in a RGMII mode. When MII_TXCLK pin is pulled HIGH and the state of that signal is latched to logic 1 on the rising edge of reset, the device operates in MII mode. This signal is bonded out to a package pin.

Note: If unmanaged mode is selected and Signal E is latched as a logic 1 (indicating RMII mode), the device will default to RMII mode regardless of the latched state of the MII_TXCLK.

VSC8540RT

5.3.5 CLKOUT FREQUENCY SELECTION

The RXD6 and RXD7 pins can be pulled LOW or HIGH to set the bit 0 and bit 1 default values of the CLKOUT frequency selection register 13G.[14:13] = RXD[7:6]. The following table describes the allowed default CLKOUT frequency settings.

TABLE 5-10: CLKOUT FREQUENCY SELECTION

RXD[7:6]	CLKOUT Frequency
00	25 MHz
01	50 MHz
10	125 MHz
11	Reserved

The CLKOUT frequency can be changed from the default setting to any of the other settings on any device variant by modifying the register bits through the SMI interface.


5.4 Cat5 Twisted Pair Media Interface

The twisted pair interface is compliant with IEEE 802.3-2008 and the IEEE 802.3az-2010 standard for Energy-Efficient Ethernet. In 10BASE-T and 100BASE-TX modes TX is on the Channel A for MDI and Channel B for MDI-X. Likewise, RX is on Channel B for MDI and on Channel A for MDI-X.

5.4.1 VOLTAGE MODE LINE DRIVER

The VSC8540RT device uses a patented voltage mode line driver that allows it to fully integrate the series termination resistors that are required to connect the PHY's Cat5 interface to an external 1:1 transformer. The interface does not require the user to place an external voltage on the center tap of the magnetic. The following figure illustrates the connections.

FIGURE 5-6: CAT5 MEDIA INTERFACE



5.4.2 CAT5 AUTO-NEGOTIATION AND PARALLEL DETECTION

The VSC8540RT device supports twisted pair auto-negotiation, as defined by IEEE 802.3-2008 Clause 28 and IEEE 802.3az-2010. The auto-negotiation process evaluates the advertised capabilities of the local PHY and its link partner to determine the best possible operating mode. In particular, auto-negotiation can determine speed and duplex configuration. Auto-negotiation also enables a connected MAC to communicate with its link partner MAC through the VSC8540RT device using optional next pages to set attributes that may not otherwise be defined by the IEEE standard.

If the Category 5 (Cat5) link partner does not support auto-negotiation, the VSC8540RT device automatically uses parallel detection to select the appropriate link speed.

Auto-negotiation is disabled by clearing register 0, bit 12. When auto-negotiation is disabled, the state of register bits 0.6, 0.13, and 0.8 determine the device operating speed and duplex mode.

5.4.3 AUTOMATIC CROSSOVER AND POLARITY DETECTION

For trouble-free configuration and management of Ethernet links, the VSC8540RT device includes a robust automatic crossover detection feature for allspeeds on the twisted pair interface. Known as HP Auto-MDIX, the function is fully compliant with Clause 40 of IEEE 802.3-2008.

Additionally, the device detects and corrects polarity errors on all MDI pairs—a useful capability that exceeds the requirements of the standard.

Both HP Auto-MDIX detection and polarity correction are enabled in the device by default. Default settings can be changed using device register bits 18.5:4. Status bits for each of these functions are located in register 28.

Note: The VSC8540RT device can be configured to perform HP Auto-MDIX, even when auto-negotiation is disabled and the link is forced into 10/100 speeds. To enable this feature, set register 18.7 to 0. To use the feature, also set register 0.12 to 0.

The HP Auto-MDIX algorithm successfully detects, corrects, and operates with any of the MDI wiring pair combinations listed in the following table, which shows that twisted pair A is connected to the RJ45 connector 1, 2 in normal MDI mode.

TABLE 5-11: SUPPORTED MDI PAIR COMBINATIONS

RJ45 Connections				Mode
1, 2	3, 6	4, 5	7, 8	
A	B	C	D	Normal MDI
B	A	D	C	Normal MDI-X


5.4.4 MANUAL MDI/MDIX SETTING

As an alternative to HP Auto-MDIX detection, the PHY can be forced to be MDI or MDI-X using register 19E1, bits 3:2. Setting these bits to 10 forces MDI and setting 11 forces MDI-X. Leaving the bits 00 enables the HP Auto-MDIX setting to be based on register 18, bits 7 and 5.

5.4.5 ENERGY-EFFICIENT ETHERNET

The VSC8540RT device supports the IEEE 802.3az-2010 Energy-Efficient Ethernet standard to provide a method for reducing power consumption on an Ethernet link during times of low utilization. It uses low power idles (LPI) to achieve this objective.

FIGURE 5-7: LOW POWER IDLE OPERATION



Using LPI, the usage model for the link is to transmit data as fast as possible and then return to a low power idle state. Energy is saved on the link by cycling between active and low power idle states. During LPI, power is reduced by turning off unused circuits and using this method, energy use scales with bandwidth utilization. The VSC8540RT device uses LPI to optimize power dissipation in 100BASE-TX mode.

In addition, the IEEE 802.3az-2010 standard defines a 10BASE-T_e mode that reduces transmit signal amplitude from 5V peak-to-peak to approximately 3.3V peak-to-peak. This mode reduces power consumption in 10 Mbps link speed and fully interoperates with legacy 10BASE-T-compliant PHYs over 100 m Cat5 cable or better.

VSC8540RT

To configure the VSC8540RT device in 10BASE-T_e mode, sets register 17E2.15 to 1 for each port. Additional energy-efficient Ethernet features are controlled through Clause 45 registers. For more information, see [Section 6.6, "Clause 45 Registers to Support Energy-Efficient Ethernet and 802.3bf"](#)

5.5 Reference Clock

The VSC8540RT device supports multiple reference clock input options to allow maximum system level flexibility. There are two REFCLK_SEL signals available to allow an end user to select between the various options. The following table shows the functionality and associated reference clock frequency.


TABLE 5-12: REFCLK FREQUENCY SELECTION

REFCLK_SEL [1:0]	Reference Clock Mode
00	25 MHz, on-chip oscillator ON (XTAL1/2 pins)
01	25 MHz, on-chip oscillator OFF (XTAL1 pin)
10	50 MHz, on-chip oscillator OFF (XTAL1 pin)
11	125 MHz, on-chip oscillator OFF (XTAL1 pin)

The following figure shows a reference tank circuit for a fundamental mode crystal.

Note: For best performance, traces on PCB should be of similar length and Kelvin-connected to ground.


FIGURE 5-8: XTAL REFERENCE CLOCK



Note: Routing capacitance less than 1 pF from each XTAL pin to crystal device.

The following figure shows an external 3.3V reference clock.

FIGURE 5-9: EXTERNAL 3.3V REFERENCE CLOCK



Note: Reference clock source less than $\lambda/10$ from XTAL1.


Note: No voltage scaling is required for a 2.5V external reference.

5.6 Ethernet Inline-Powered Devices

The VSC8540RT device can detect legacy inline-powered devices in Ethernet network applications. Inline-powered detection capability is useful in systems that enable IP phones and other devices (such as wireless access points) to receive power directly from their Ethernet cable, similar to office digital phones receiving power from a private branch exchange (PBX) office switch over telephone cabling. This type of setup eliminates the need for an external power supply and enables the inline-powered device to remain active during a power outage, assuming that the Ethernet switch is connected to an uninterrupted power supply, battery, back-up power generator, or other uninterruptible power source.

For more information about legacy inline-powered device detection, visit the Cisco website at www.cisco.com. The following illustration shows an example of an inline-powered Ethernet switch application.

FIGURE 5-10: INLINE-POWERED ETHERNET SWITCH DIAGRAM



The following procedure describes the steps that an Ethernet switch must perform to process inline-power requests made by a link partner that is, in turn, capable of receiving inline-power:

1. Enable the inline-powered device detection mode on each VSC8540RT PHYs using its serial management interface. Set register bit 23E1.10 to 1.
2. Ensure that the auto-negotiation enable bit (register 0.12) is also set to 1. In the application, the device sends a special fast link pulse signal to the link partner. Reading register bit 23E1.9:8 returns 00 during the search for devices that require Power-over-Ethernet (PoE).
3. The VSC8540RT PHYs monitor their inputs for the fast link pulse signal looped back by the link partner. A link partner capable of receiving PoE loops back the fast link pulses when the link partner is in a powered down state. This is reported when register bit 23E1.9:8 reads back 01. It can also be verified as an inline-power detection interrupt by reading register bit 26.9, which should be a 1, and which is subsequently cleared and the interrupt

de-asserted after the read. When a link partner device does not loop back the fast link pulse after a specific time, register bit 23E1.9:8 automatically resets to 10.

4. If the VSC8540RT PHYs report that the link partner requires PoE, the Ethernet switch must enable inline-power on this port, independent of the PHY.
5. The PHY automatically disables inline-powered device detection when the register bits 23E1.9:8 automatically reset to 10, and then automatically changes to its normal auto-negotiation process. A link is then autonegotiated and established when the link status bit is set (register bit 1.2 is set to 1).
6. In the event of a link failure (indicated when register bit 1.2 reads 0), it is recommended that the inline-power be disabled to the inline-powered device independent of the PHY. The VSC8540RT PHY disables its normal auto-negotiation process and re-enables its inline-powered device detection mode.

5.7 IEEE 802.3af Power-over-Ethernet Support

The VSC8540RT device is compatible with designs intended for use in systems that supply power to data terminal equipment (DTE) by means of the MDI or twisted pair cable, as described in IEEE 802.3af Clause 33.

5.8 ActiPHY Power Management

In addition to the IEEE-specified power down control bit (device register bit 0.11), the VSC8540RT device also includes ActiPHY power management mode for each PHY. This mode enables support for power-sensitive applications. It utilizes a signal-detect function that monitors the media interface for the presence of a link to determine when to automatically power down the PHY. The PHY wakes up at a programmable interval and attempts to wake up the link partner PHY by sending a burst of fast link pulse over copper media.

The ActiPHY power management mode is enabled on a per-port basis during normal operation at any time by setting register bit 28.6 to 1.

The following operating states are possible when ActiPHY mode is enabled:

- Low power state
- Link partner wake-up state
- Normal operating state (link-up state)


The VSC8540RT device switches between the low power state and link partner wake-up state at a programmable rate (the default is two seconds) until signal energy has been detected on the media interface pins. When signal energy is detected, the PHY enters the normal operating state. If the PHY is in its normal operating state and the link fails, the PHY returns to the low power state after the expiration of the link status time-out timer. After reset, the PHY enters the low power state.

When auto-negotiation is enabled in the PHY, the ActiPHY state machine operates as described.

When auto-negotiation is disabled and the link is forced to use 10BASE-T or 100BASE-TX modes while the PHY is in its low power state, the PHY continues to transition between the low power and link partner wake-up states until signal energy is detected on the media pins. At that time, the PHY transitions to the normal operating state and stays in that state even when the link is dropped. When auto-negotiation is disabled while the PHY is in the normal operation state, the PHY stays in that state when the link is dropped and does not transition back to the low power state.

The following illustration shows the relationship between ActiPHY states and timers.

FIGURE 5-11: ACTIPHY STATE DIAGRAM



5.8.1 LOW POWER STATE

In the low power state, all major digital blocks are powered down. However, the SMI interface (MDC, MDIO, and MDINT) functionality is provided.

In this state, the PHY monitors the media interface pins for signal energy. The PHY comes out of low power state and transitions to the normal operating state when signal energy is detected on the media. This happens when the PHY is connected to an auto-negotiation-capable link partner or another PHY in enhanced ActiPHY link partner wake-up state.

In the absence of signal energy on the media pins, the PHY periodically transitions from low-power state to link partner wake-up state, based on the programmable sleep timer (register bits 20E1.14:13). The actual sleep time duration is randomized from –80 ms to 60 ms to avoid two linked PHYs in ActiPHY mode entering a lock-up state during operation.

5.8.2 LINK PARTNER WAKE-UP STATE

In the link partner wake-up state, the PHY attempts to wake up the link partner. Up to three complete fast link pulse bursts are sent on alternating pairs A and B of the Cat5 media for a duration based on the wake-up timer, which is set using register bits 20E1.12:11.

In this state, SMI interface (MDC, MDIO, and MDINT) functionality is provided.

After sending signal energy on the relevant media, the PHY returns to the low power state.

5.8.3 NORMAL OPERATING STATE

In the normal operating state, the PHY establishes a link with a link partner. When the media is unplugged or the link partner is powered down, the PHY waits for the duration of the programmable link status time-out timer, which is set using register bit 28.7 and bit 28.2. It then enters the low power state.

5.9 Media Recovered Clock Output

For Synchronous Ethernet applications, VSC8540RT include a recovered clock output pin, RCVRD_CLK, controlled by register 23G. The recovered clock pin is synchronized to the clock of the active media link.

To enable recovered clock output, set register 23G bit 15 and bit 0 to 1. By default, the recovered clock output pin is disabled and held low, including when NRESET is asserted. Register 23G also controls the clock source, the clock frequency (either 25 MHz, 31.25 MHz, or 125 MHz), and squelch conditions.

Note: WhenEEE is enabled on a link, the use of the recovered clock output is not recommended due to long hold-overs occurring duringEEE quiet/refresh cycles.

5.9.1 CLOCK OUTPUT SQUELCH

Under certain conditions, such as when there is no link present or during auto-negotiation, the PHY outputs a clock based on the REFCLK pin. To prevent an undesirable clock from appearing on the recovered clock pins, the VSC8540RT device squelches, or inhibits, the clock output based on any of the following criteria:

- No link is detected (the link status register 1, bit 2 = 0).
- The link is found to be unstable using the fast link failure detection feature. The FASTLINK-FAIL pin is asserted high when enabled.
- The active link is in 10BASE-T. This mode produces unreliable recovered clock sources.
- CLK_SQUELCH_IN is enabled to squelch the clock.

Use register 23G bits 5:4 to configure the clock squelch criteria. This register can also disable the squelch feature. The CLK_SQUELCH_IN pin controls the squelching of the clock. The recovered clock output is squelched when the CLK_SQUELCH_IN pin is high. CLK_SQUELCH_IN pin has an internal PD and can be left unconnected.

5.10 Serial Management Interface

The VSC8540RT device includes an IEEE 802.3-compliant Serial Management Interface (SMI) that is affected by use of its MDC and MDIO pins. The SMI provides access to device control and status registers. The register set that controls the SMI consists of 32 16-bit registers, including all required IEEE-specified registers. Additional pages of registers are accessible using device register 31.

Energy-efficient Ethernet control registers are available through the SMI using Clause 45 registers and Clause 22 register access in registers 13 through 14.

The SMI is a synchronous serial interface with input data to the VSC8540RT device on the MDIO pin that is clocked on the rising edge of the MDC pin. The output data is sent on the MDIO pin on the rising edge of the MDC signal. The interface can be clocked at a rate from 0 MHz to 12.5 MHz, depending on the total load on MDIO. An external 2 k Ω pull-up resistor is required on the MDIO pin.

5.10.1 SMI FRAMES

Data is transferred over the SMI using 32-bit frames with an optional, arbitrary-length preamble. Before the first frame can be sent, at least two clock pulses on MDC must be provided with the MDIO signal at logic one to initialize the SMI state machine. The following illustrations show the SMI frame format for read and write operations.

FIGURE 5-12: SMI READ FRAME





FIGURE 5-13: SMI WRITE FRAME



The following list defines the terms used in the SMI read and write timing diagrams.


- **Idle**—During idle, the MDIO node goes to a high-impedance state. This allows an external pull-up resistor to pull the MDIO node up to a logical 1 state. Because the idle mode does not contain any transitions on MDIO, the number of bits is undefined during idle.
- **Preamble**—By default, preambles are not expected or required. The preamble is a string of ones. If it exists, the preamble must be at least 1 bit; otherwise, it can be of an arbitrary length.
- **Start of Frame Delimiter (SFD)**—A pattern of 01 indicates the start of frame. If the pattern is not 01, all following bits are ignored until the next preamble pattern is detected.
- **Read or Write Opcode**—A pattern of 10 indicates a read. A 01 pattern indicates a write. If the bits are not either 01 or 10, all following bits are ignored until the next preamble pattern is detected.
- **PHY Address**—The particular VSC8540RT device responds to a message frame only when the received PHY address matches its physical address. The physical address is 5 bits long (4:0).
- **Register Address**—The next five bits are the register address.
- **Turnaround**—The two bits used to avoid signal contention when a read operation is performed on the MDIO are called the turnaround (TA) bits. During read operations, the VSC8540RT device drives the second TA bit, a logical 0.
- **Data**—The 16-bits read from or written to the device are considered the data or data stream. When data is read from a PHY, it is valid at the output from one rising edge of MDC to the next rising edge of MDC. When data is written to the PHY, it must be valid around the rising edge of MDC.
- **Idle**—The sequence is repeated.

5.10.2 SMI INTERRUPT

The SMI includes an interrupt signal, MDINT, for signaling the station manager when certain events occur in the VSC8540RT device.

When a PHY generates an interrupt, the MDINT pin is asserted by driving low if the interrupt pin enable bit (register 25.15) is set. The MDINT pin is configured for open-drain (active-low) operation. Tie the pin to a pull-up resistor to VDDMDIO. The following illustration shows the configuration.

FIGURE 5-14: MDINT CONFIGURED AS AN OPEN-DRAIN (ACTIVE-LOW) PIN



5.11 LED Interface

The LED interface supports direct drive and basic serial LED mode configuration. The polarity of the LED outputs is programmable and can be changed using register 17E2, bits 13:10. The default polarity is active low.

Direct drive mode provides two LED signals, LED0 and LED1. The mode and function of each LED signal can be configured independently.

In basic serial LED mode, all signals that can be displayed on LEDs are sent as LED_Data and LED_CLK for external processing.

The following table shows the bit 9 settings for register 14G that are used to control the LED behavior for all the LEDs in the VSC8540RT device.

TABLE 5-13: LED DRIVE STATE

Setting	Active	Not Active
14G.9 = 1 (default)	Ground	Tristate
14G.9 = 0 (alternate setting)	Ground	V _{DD}

5.11.1 LED MODES

Each LED pin can be configured to display different status information that can be selected by setting the LED mode in register 29. The default LED state is active low and can be changed by modifying the value in register 17E2, bits 13:10. The blink/pulse stretch is dependent on the LED behavior setting in register 30.

The following table provides a summary of the LED modes and functions. The modes listed are equivalent to the setting used in register 29 to configure each LED pin.

TABLE 5-14: LED MODE AND FUNCTION SUMMARY

Mode	Function Name	LED State and Description
0	Link/Activity	1: No link in any speed on any media interface. 0: Valid link at any speed on any media interface. Blink or pulse-stretch = Valid link at any speed on any media interface with activity present.
1	Reserved	Reserved.
2	Link100/Activity	1: No link in 100BASE-TX. 0: Valid 100BASE-TX. Blink or pulse-stretch = Valid 100BASE-TX link with activity present.
3	Link10/Activity	1: No link in 10BASE-T. 0: Valid 10BASE-T link. Blink or pulse-stretch = Valid 10BASE-T link with activity present.
4	Reserved	Reserved.
5	Reserved	Reserved.
6	Link10/100/Activity	1: No link in 10BASE-T or 100BASE-TX. 0: Valid 10BASE-T or 100BASE-TX link. Blink or pulse-stretch = Valid 10BASE-T or 100BASE-TX link with activity present.
7	Reserved	Reserved.
8	Duplex/Collision	1: Link established in half-duplex mode, or no link established. 0: Link established in full-duplex mode. Blink or pulse-stretch = Link established in half-duplex mode but collisions are present.
9	Collision	1: No collision detected. Blink or pulse-stretch = Collision detected.
10	Activity	1: No activity present. Blink or pulse-stretch = Activity present (becomes TX activity present when register bit 30.14 is set to 1).
11	Reserved	Reserved.
12	Autonegotiation Fault	1: No auto-negotiation fault present. 0: Auto-negotiation fault occurred.

TABLE 5-14: LED MODE AND FUNCTION SUMMARY (CONTINUED)

Mode	Function Name	LED State and Description
13	Serial Mode	Serial stream. See Section 5.11.2, "Basic Serial LED Mode" . Only relevant on PHY port 0. Reserved in others.
14	Force LED Off	1: De-asserts the LED.
15	Force LED On	0: Asserts the LED ¹ .

1. Setting this mode suppresses LED blinking after reset.

5.11.2 BASIC SERIAL LED MODE

The VSC8540RT device can be configured so that access to all its LED signals is available through two pins. This option is enabled by setting LED0 to serial LED mode in register 29, bits 3:0 to 0xD. When serial LED mode is enabled, the LED0 pin becomes the serial data pin, and the LED1 pin becomes the serial clock pin. The serial LED mode clocks the LED status bits on the rising edge of the serial clock.

The LED behavior settings can also be used in serial LED mode. The LED combine and LED blink or pulse-stretch setting of LED0 is used to control the behavior of each bit of the serial LED stream. To configure LED behavior, set device register 30.

The following table shows the serial output bitstream of each LED signal.

TABLE 5-15: LED SERIAL BITSTREAM ORDER

Output	
Link/activity	1
Reserved	2
Link100/activity	3
Link10/activity	4
Reserved	5
Duplex/collision	6
Collision	7
Activity	8
Reserved	9
Tx activity	10
Rx activity	11
Autonegotiation fault	12

5.11.3 EXTENDED LED MODES

In addition to the LED modes in register 29, there are also additional LED modes that are enabled on the LED pin whenever the corresponding register 19E1, bits 13 to 12 are set to 1. Each of these bits enable an extended mode shown in the following table. For example, LED0 = mode 22 means that register 19E1 bit 12 = 1 and register 29 bits 3 to 0 = 0110.

The following table provides a summary of the extended LED modes and functions.

TABLE 5-16: EXTENDED LED MODE AND FUNCTION SUMMARY

Mode	Function Name	LED State and Description
16-19	Reserved	Reserved.
20	Force LED Off	1: De-asserts the LED.
21	Force LED On	0: Asserts the LED. LED pulsing is disabled in this mode.
22	Fast Link Fail	Enable fast link fail on the LED pin.
23	WoL interrupt	Enable WoL interrupt indication on the LED pin.

5.11.4 LED BEHAVIOR

Several LED behaviors can be programmed into the VSC8540RT device. Use the settings in register 30 and 19E1 to program LED behavior, as described in the following sections.

5.11.4.1 LED Combine

Enables an LED to display the status for a combination of primary and secondary modes. This can be enabled or disabled for each LED pin. For example, a copper link running in 100BASE-TX mode and activity present can be displayed with one LED by configuring a LED pin to Link100/Activity mode. The LED asserts when linked to a 100BASE-TX partner and also blinks or performs pulse-stretch when activity is either transmitted by the PHY or received by the link partner. When disabled, the combine feature only provides the status of the selected primary function. In this example, only Link100 asserts the LED, and the secondary mode, Activity, does not display when the combine feature is disabled.

5.11.4.2 LED Blink or Pulse-Stretch

This behavior is available for LED mode 9 (collision) and LED mode 10 (activity) indications only, and can be uniquely configured for each LED pin. For more information, see [Table 5-14](#). Activity and collision events can occur randomly and intermittently throughout the link-up period. Blink is a 50% duty cycle oscillation of asserting and de-asserting an LED pin. Pulse-stretch ensures that an LED is asserted and de-asserted for a specific period of time when activity is either present or not present. These rates can also be configured using a register setting.

5.11.4.3 Rate of LED Blink or Pulse-Stretch

This behavior controls the LED blink rate or pulse-stretch length when blink/pulse-stretch is enabled on a LED pin. The blink rate, which alternates between a high and low voltage level at a 50% duty cycle, can be set to 2.5 Hz, 5 Hz, 10 Hz, or 20 Hz. For pulse-stretch, the rate can be set to 50 ms, 100 ms, 200 ms, or 400 ms.

5.11.4.4 LED Pulsing Enable

To provide additional power savings, the LEDs (when asserted) can be pulsed at 5 kHz programmable duty cycle. The pulsing enable is controlled through register 30, bit 12 and the duty cycle through register 25G, bits 15:8.

5.11.4.5 LED Blink After Reset

The LEDs will blink for one second after COMA_MODE is deasserted (as described in [Section 5.18, "Configuration"](#)) or a software reset is applied. This feature can be enabled by setting register 19E1, bit 11 = 1.

5.11.4.6 Pulse Programmable Control

These bits add the ability to width and frequency of LED pulses. This feature facilitates power reduction options.


5.11.4.7 Fast Link Failure

For more information about this feature, see [Section 5.13, "Fast Link Failure Indication"](#).

5.12 Wake-On-LAN and SecureOn

The VSC8540RT device supports Wake-on-LAN, an Ethernet networking standard to awaken hosts by using a "magic packet" that is decoded to ascertain the source, and then assert an interrupt pin or a LED. The VSC8540RT device also supports SecureOn to secure Wake-on-LAN against unauthorized access. The following illustration shows an overview of the Wake-on-LAN functionality.

FIGURE 5-15: WAKE-ON-LAN FUNCTIONALITY



Wake-on-LAN detection is available in 10BASE-T and 100BASE-TX modes. It is enabled by setting the interrupt mask register (25.6) and its status is read in the interrupt status register (26.6). Wake-on-LAN and SecureOn are configured using register 27E2. The MAC address is saved in its local register space (21E2, 22E2, and 23E2).

5.13 Fast Link Failure Indication

For 10BASE-T links, the fast link failure indication matches the link status register (address 1, bit 2). For 100BASE-TX links, the link failure is based on a circuit that analyzes the integrity of the link and will assert at the indication of failure (< 3 ms. worst case).

FLF indication works for all copper media speeds through the FASTLINK_FAIL pin. Fast link failure is supported through the MDINT (active low) pin only in 100BASE-TX mode. It is not supported through the MDINT pin and interrupt status register 26, bit 7 in 10BASE-T mode.

Note: A system can later confirm the fast link down indication for system management purposes by actively polling the link status bit to determine if a link has failed.

Note: Fast Link Failure Indication and Fast Link Failure 2 Indication should not be used when EEE is enabled on a link.

5.14 Fast Link Failure 2™ (FLF2™) Indication

In order to enable specific industrial applications in which the system must be warned as quickly as possible that a link might be going down, the VSC8540RT device features the FLF2 indicator function. This new feature enables the PHY to indicate the onset of a potential link failure in less than 150 μ s for 100BASE-TX operation. FLF2 is supported through the FASTLINK_FAIL pin.

This new functionality goes beyond the normal FLF indicator function, which must be enabled concurrently with FLF2, and is enabled by writing a 1 to bit 15 of register 20E2.

A system can later confirm the fast link down indication for system management purposes by actively polling the link status bit to determine if a link has failed.

Note: For 10/100 links, the notification timing performance is only guaranteed for link loss due to failure of the PHY MDI pair operating as the ingress (receive) pair to the PHY.

Note: FLF2 should not be used when EEE is enabled on a link.

5.15 Start of Frame (SOF) Indication

The VSC8540RT device includes support for IEEE 1588 timing by generating a SOF pulse when the Start of Frame Delimiter (SFD, octet 0xD5) is detected by the PCS engine. The pulse indicates the actual time the SFD symbol is received at the PCS. There is a fixed timing relationship from the time the SFD arrives at the PCS to when it appears on the line in the receive or transmit direction. Use of this signal decreases the additional variability in timing from the MAC interface to the PCS that can result from multiple clock domain crossings. For 100BASE-TX, the SOF signal can have variability of ± 4 ns.


VSC8540RT

The SOF pulse is generated in both transmit and receive directions and the associated clocks used in the PCS engines are also output to chip pins to provide an accurate timing reference. These signals are multiplexed onto the higher order GMII signals and are only available when using the RGMII or RMII interface modes. To enable this functionality, set register bit 20E2.12 to 1.

TABLE 5-17: SOF INDICATION

Pin	Signal
RXD7	RX_SOF
RXD6	RX_SOF_CLK
RXD5	TX_SOF
RXD4	TX_SOF_CLK

FIGURE 5-16: SOF INDICATION



5.16 Forced Speed Mode Link-Up Timing

The following table specifies the time the device will take to establish a link when operating in a forced speed mode.

TABLE 5-18: FORCED SPEED MODE LINK-UP TIMING

Forced Mode	Minimum	Maximum	Units
100Base-TX, HP Auto-MDIX Disabled	43	240	ms
100Base-TX, HP Auto-MDIX Enabled	43	4000	ms

In 100Base-TX mode, HP Auto-MDIX can be disabled by setting register 18 bit 7.

Link-up times are given for previously-configured PHYs on each side of the link—that is, the times do not include configuration time prior to attempting link-up. Both the device and link partner must be configured in forced speed mode to achieve the listed link-up times.

5.17 Testing Features

The VSC8540RT device includes several testing features designed to facilitate performing system-level debugging and in-system production testing. This section describes the available features.

5.17.1 ETHERNET PACKET GENERATOR

The Ethernet Packet Generator (EPG) can be used at each of the 10/100BASE-TX speed settings for copper Cat5 media to isolate problems between the MAC and the VSC8540RT device, or between a locally connected PHY and its remote link partner. Enabling the EPG feature disables all MAC interface transmit pins and selects the EPG as the source for all data transmitted onto the twisted pair interface.

Note: The EPG is intended for use with laboratory or in-system testing equipment only. Do not use the EPG testing feature when the VSC8540RT device is connected to a live network.

To enable the EPG feature, set the device register bit 29E1.15 to 1.

When the EPG is enabled, packet loss occurs during transmission of packets from the MAC to the PHY. However, the PHY receive output pins to the MAC are still active when the EPG is enabled. When it is necessary to disable the MAC receive pins as well, set the register bit 0.10 to 1.

When the device register bit 29E1.14 is set to 1, the PHY begins transmitting Ethernet packets based on the settings in registers 29E1 and 30E1. These registers set:

- Source and destination addresses for each packet
- Packet size
- Interpacket gap


- FCS state
- Transmit duration
- Payload pattern

When register bit 29E1.13 is set to 0, register bit 29E1.14 is cleared automatically after 30,000,000 packets are transmitted.

5.17.2 FAR-END LOOPBACK

The far-end loopback testing feature is enabled by setting register bit 23.3 to 1. When enabled, it forces incoming data from a link partner on the media interface into the MAC interface of the PHY where it is retransmitted back to the link partner on the media interface, as shown in the following illustration. In addition, the incoming data also appears on the receive data pins of the MAC interface. Data present on the transmit data pins of the MAC interface is ignored when using this testing feature.


FIGURE 5-17: FAR-END LOOPBACK DIAGRAM



5.17.3 NEAR-END LOOPBACK

When the near-end loopback testing feature is enabled, transmitted data (TXD) is looped back in the PCS block onto the receive data signals (RXD), as shown in the following illustration. When using this testing feature, no data is transmitted over the network. To enable near-end loopback, set the device register bit 0.14 to 1.


FIGURE 5-18: NEAR-END LOOPBACK DIAGRAM



5.17.4 CONNECTOR LOOPBACK

The connector loopback testing feature allows the twisted pair interface to be looped back externally. When using this feature, the PHY must be connected to a loopback connector or a loopback cable. Connect pair A to pair B, as shown in the following illustration. The connector loopback feature functions at all available interface speeds.

FIGURE 5-19: CONNECTOR LOOPBACK DIAGRAM



When using the connector loopback testing feature, the device auto-negotiation, speed, and duplex configuration is set using device registers 0 and 4.

5.17.5 VERIPHY CABLE DIAGNOSTICS

The VSC8540RT device includes a comprehensive suite of cable diagnostic functions that are available using SMI reads and writes. These functions enable a variety of cable operating conditions and status to be accessed and checked. The VeriPHY suite has the ability to identify the cable length and operating conditions and to isolate a variety of common faults that can occur on Cat5 twisted pair cabling.

VSC8540RT

For functional details of the VeriPHY suite and the operating instructions, see the *ENT-AN0125 PHY, Integrated PHY-Switch VeriPHY - Cable Diagnostics application note*.

5.18 Configuration

The VSC8540RT device can be configured by setting internal memory registers using the management interface or by using the unmanaged mode as described in [Section 5.3.3, "Unmanaged Mode"](#).

5.18.1 MANAGED APPLICATIONS

To configure the device using the management interface, perform the following steps.

1. COMA_MODE active, drive high (optional).
2. Apply power.
3. Apply RefClk.
4. Release reset, drive high. Power and clock must be high before releasing reset.
5. Wait 15 ms minimum.
6. Apply patch from PHY_API if available (required for production release, optional for board testing).
7. Configure register 23 for MAC interface mode.
 - Read register 23 (to access register 23, register 31 must be 0).
 - Set bits 12:11, MAC configuration, as follows:
 - 00: MII
 - 10: RGMII
 - 01: RMII
 - Write new register 23.
8. Software reset.
 - Read register 0 (to access register 0, register 31 must be 0).
 - Set bit 15 to 1.
 - Write new register 0.
9. Read register 0 until bit 15 equals to 0.
10. For RGMII mode: configure register 20E2 (to access register 20E2, register 31 must be set to 2). Set bit 11 to 0 and set RX_CLK delay and TX_CLK delay accordingly through bit [6:4] and/or bit [2:0] respectively.
11. Release the COMA_MODE pin, drive low (only necessary if COMA_MODE pin is driven high or unconnected).

5.18.2 UNMANAGED APPLICATIONS

To configure the device using unmanaged mode, perform the following steps.

1. Apply power.
2. Apply RefClk.
3. Release reset, drive high. Power and clock must be high before releasing reset.
4. Wait 15 ms minimum.
5. (Optional) For applications that gain register access to the device using the management interface, steps 6–10 can then be performed in order to modify default settings.

5.18.3 INITIALIZATION

The COMA_MODE pin provides an optional feature that may be used to control when the PHYs become active. The typical usage is to keep the PHYs from becoming active before they have been fully initialized. For more information, see [Section 5.18, "Configuration"](#). Alternatively, the COMA_MODE pin may be connected low (ground) and the PHYs will be fully active once out of reset.

6.0 REGISTERS

This section provides information about how to configure the VSC8540RT device using their internal memory registers and the management interface. The registers marked reserved and factory test should not be read or written to, because doing so may produce undesired effects.

The default value documented for registers is based on the value at reset; in some cases, that value may change immediately after reset.

The access type for each register is shown using the following abbreviations:


- RO: Read Only
- ROCR: Read Only, Clear on Read
- RO/LH: Read Only, Latch High
- RO/LL: Read Only, Latch Low
- R/W: Read and Write
- RWSC: Read and Write, Self-Clearing

The VSC8540RT device uses several different types of registers:

- IEEE Clause 22 device registers with addresses from 0 to 31
- Two pages of extended registers with addresses from 17E1–30E1 and 16E2–30E2
- General-purpose registers with addresses from 0G to 30G
- IEEE Clause 45 device registers accessible through the Clause 22 registers 13 and 14 to support IEEE 802.3az-2010 Energy-Efficient Ethernet registers and IEEE 802.3bf-2011 registers

The following illustration shows the relationship between the device registers and their address spaces.

FIGURE 6-1: REGISTER SPACE DIAGRAM



Reserved Registers

For main registers 16–31, extended registers 17E1–30E1, 16E2–30E2, and general purpose registers 0G–30G, any bits marked as Reserved should be processed as read-only and their states as undefined.

Reserved Bits

In writing to registers with reserved bits, use a read-modify-then-write technique, where the entire register is read but only the intended bits to be changed are modified. Reserved bits cannot be changed and their read state cannot be considered static or unchanging.

6.1 Register and Bit Conventions

This document refers to registers by their address and bit number in decimal notation. A range of bits is indicated with a colon. For example, a reference to address 26, bits 15 through 14 is shown as 26.15:14.

A register with an E and a number attached (such as 27E1) means it is a register contained within extended register page number 1. A register with a G attached (such as 13G) means it is a GPIO page register.

VSC8540RT

Bit numbering follows the IEEE standard with bit 15 being the most significant bit and bit 0 being the least significant bit.

6.2 IEEE 802.3 and Main Registers

In the VSC8540RT device, the page space of the standard registers consist of the IEEE 802.3 standard registers and the Microchip standard registers. The following table lists the names of the registers associated with the addresses as specified by IEEE 802.3.

TABLE 6-1: IEEE 802.3 REGISTERS

Address	Name
0	Mode Control
1	Mode Status
2	PHY Identifier 1
3	PHY Identifier 2
4	Auto-negotiation Advertisement
5	Auto-negotiation Link Partner Ability
6	Auto-negotiation Expansion
7	Auto-negotiation Next-Page Transmit
8	Auto-negotiation Link Partner Next-Page Receive
9–12	Reserved
13	MMD EEE Access
14	MMD Address or Data Register
15	Reserved

The following table lists the names of the registers in the main page space of the device. These registers are accessible only when register address 31 is set to 0x0000.

TABLE 6-2: MAIN REGISTERS

Address	Name
16	100BASE-TX status extension
17	Reserved
18	Bypass control
19	Error Counter 1
20	Error Counter 2
21	Error Counter 3
22	Extended control and status
23	Extended PHY control 1
24	Extended PHY control 2
25	Interrupt mask
26	Interrupt status
27	Reserved
28	Auxiliary control and status
29	LED mode select
30	LED behavior
31	Extended register page access

6.2.1 MODE CONTROL

The device register at memory address 0 controls several aspects of the VSC8540RT device functionality. The following table shows the available bit settings in this register and what they control.

TABLE 6-3: MODE CONTROL, ADDRESS 0 (0X00)

Bit	Name	Access	Description	Default
15	Software reset	R/W	Self-clearing. Restores all serial management interface (SMI) registers to default state, except for sticky and super-sticky bits. 1: Reset asserted. 0: Reset de-asserted. Wait 1 ?s after setting this bit to initiate another SMI register access.	0
14	Loopback	R/W	1: Loopback enabled. 0: Loopback disabled. When loopback is enabled, the device functions at the current speed setting and with the current duplex mode setting (bits 6, 8, and 13 of this register).	0
13	Forced speed selection LSB	R/W	Least significant bit. MSB is bit 6. 00: 10 Mbps 01: 100 Mbps 10: Reserved 11: Reserved	1
12	Autonegotiation enable	R/W	1: Autonegotiation enabled. 0: Autonegotiation disabled.	1
11	Power-down	R/W	1: Power down enabled.	0
10	Isolate	R/W	1: Disable MAC interface outputs and ignore MAC interface inputs.	0
9	Restart autonegotiation	R/W	Self-clearing bit. 1: Restart autonegotiation on media interface.	0
8	Duplex	R/W	1: Full-duplex. 0: Half-duplex.	0
7	Collision test enable	R/W	1: Collision test enabled.	0
6	Forced speed selection MSB	R/W	Most significant bit. LSB is bit 13. ¹ 00: 10 Mbps 01: 100 Mbps 10: Reserved 11: Reserved	0
5:0	Reserved	RO	Reserved.	

6.2.2 MODE STATUS

The register at address 1 in the device main registers space enables reading the currently enabled mode setting. The following table shows possible readouts of this register.

TABLE 6-4: MODE STATUS, ADDRESS 1 (0X01)

Bit	Name	Access	Description	Default
15	100BASE-T4 capability	RO	1: 100BASE-T4 capable.	0
14	100BASE-TX FDX capability	RO	1: 100BASE-TX FDX capable.	1
13	100BASE-TX HDX capability	RO	1: 100BASE-TX HDX capable.	1
12	10BASE-T FDX capability	RO	1: 10BASE-T FDX capable.	1
11	10BASE-T HDX capability	RO	1: 10BASE-T HDX capable.	1
10	100BASE-T2 FDX capability	RO	1: 100BASE-T2 FDX capable.	0
9	100BASE-T2 HDX capability	RO	1: 100BASE-T2 HDX capable.	0

VSC8540RT

TABLE 6-4: MODE STATUS, ADDRESS 1 (0X01) (CONTINUED)

Bit	Name	Access	Description	Default
8	Extended status enable	RO	1: Extended status information present in register 15.	1
7	Reserved	RO	Reserved.	
6	Preamble suppression capability	RO	1: MF preamble can be suppressed. 0: MF required.	1
5	Auto-negotiation complete	RO	1: Auto-negotiation complete.	0
4	Remote fault	RO	Latches high. 1: Far-end fault detected.	0
3	Auto-negotiation capability	RO	1: Auto-negotiation capable.	1
2	Link status	RO	Latches low. 1: Link is up.	0
1	Jabber detect	RO	Latches high. 1: Jabber condition detected.	0
0	Extended capability	RO	1: Extended register capable.	1

6.2.3 DEVICE IDENTIFICATION

All 16 bits in both register 2 and register 3 in the VSC8540RT device is used to provide information associated with aspects of the device identification. The following tables list the expected readouts.

TABLE 6-5: IDENTIFIER 1, ADDRESS 2 (0X02)

Bit	Name	Access	Description	Default
15:0	Organizationally unique identifier (OUI)	RO	OUI most significant bits (3:18)	0x0007

TABLE 6-6: IDENTIFIER 2, ADDRESS 3 (0X03)

Bit	Name	Access	Description	Default
15:10	OUI	RO	OUI least significant bits (19:24)	000001
9:4	Microchip model number	RO	VSC8540RT	110110
3:0	Device revision number	RO	Revision C	0010

6.2.4 AUTO-NEGOTIATION ADVERTISEMENT

The bits in address 4 in the main registers space control the ability to notify other devices of the status of its auto-negotiation feature. The following table shows the available settings and readouts.

TABLE 6-7: DEVICE AUTO-NEGOTIATION ADVERTISEMENT, ADDRESS 4 (0X04)

Bit	Name	Access	Description	Default
15	Next page transmission request	R/W	1: Request enabled	0
14	Reserved	RO	Reserved	
13	Transmit remote fault	R/W	1: Enabled	0
12	Reserved	RO	Reserved	
11	Advertise asymmetric pause	R/W	1: Advertises asymmetric pause	0
10	Advertise symmetric pause	R/W	1: Advertises symmetric pause	0
9	Advertise100BASE-T4	R/W	1: Advertises 100BASE-T4	0
8	Advertise100BASE-TX FDX	R/W	1: Advertise 100BASE-TX FDX	1
7	Advertise100BASE-TX HDX	R/W	1: Advertises 100BASE-TX HDX	1
6	Advertise10BASE-T FDX	R/W	1: Advertises 10BASE-T FDX	1
5	Advertise10BASE-T HDX	R/W	1: Advertises 10BASE-T HDX	1
4:0	Advertise selector	R/W		00001

6.2.5 LINK PARTNER AUTO-NEGOTIATION CAPABILITY

The bits in main register 5 can be used to determine if the Cat5 link partner (LP) used with the VSC8540RT device is compatible with the auto-negotiation functionality.

TABLE 6-8: AUTO-NEGOTIATION LINK PARTNER ABILITY, ADDRESS 5 (0X05)

Bit	Name	Access	Description	Default
15	LP next page transmission request	RO	1: Requested	0
14	LP acknowledge	RO	1: Acknowledge	0
13	LP remote fault	RO	1: Remote fault	0
12	Reserved	RO	Reserved	
11	LP advertise asymmetric pause	RO	1: Capable of asymmetric pause	0
10	LP advertise symmetric pause	RO	1: Capable of symmetric pause	0
9	LP advertise 100BASE-T4	RO	1: Capable of 100BASE-T4	0
8	LP advertise 100BASE-TX FDX	RO	1: Capable of 100BASE-TX FDX	0
7	LP advertise 100BASE-TX HDX	RO	1: Capable of 100BASE-TX HDX	0
6	LP advertise 10BASE-T FDX	RO	1: Capable of 10BASE-T FDX	0
5	LP advertise 10BASE-T HDX	RO	1: Capable of 10BASE-T HDX	0
4:0	LP advertise selector	RO		00000

6.2.6 AUTO-NEGOTIATION EXPANSION

The bits in main register 6 work together with those in register 5 to indicate the status of the LP auto-negotiation functioning. The following table shows the available settings and readouts.

TABLE 6-9: AUTO-NEGOTIATION EXPANSION, ADDRESS 6 (0X06)

Bit	Name	Access	Description	Default
15:5	Reserved	RO	Reserved.	
4	Parallel detection fault	RO	This bit latches high. 1: Parallel detection fault.	0
3	LP next page capable	RO	1: LP is next page capable.	0
2	Local PHY next page capable	RO	1: Local PHY is next page capable.	1
1	Page received	RO	This bit latches high. 1: New page is received.	0
0	LP is auto-negotiation capable	RO	1: LP is capable of auto-negotiation.	0

6.2.7 TRANSMIT AUTO-NEGOTIATION NEXT PAGE

The settings in register 7 in the main registers space provide information about the number of pages in an auto-negotiation sequence. The following table shows the settings available.

TABLE 6-10: AUTO-NEGOTIATION NEXT PAGE TRANSMIT, ADDRESS 7 (0X07)

Bit	Name	Access	Description	Default
15	Next page	R/W	1: More pages follow.	0
14	Reserved	RO	Reserved.	
13	Message page	R/W	1: Message page. 0: Unformatted page.	1
12	Acknowledge 2	R/W	1: Complies with request. 0: Cannot comply with request.	0
11	Toggle	RO	1: Previous transmitted LCW = 0. 0: Previous transmitted LCW = 1.	0
10:0	Message/unformatted code	R/W		0000000001

6.2.8 AUTO-NEGOTIATION LINK PARTNER NEXT PAGE RECEIVE

The bits in register 8 of the main register space work together with register 7 to determine certain aspects of the LP auto-negotiation. The following table shows the possible readouts.

TABLE 6-11: AUTO-NEGOTIATION LP NEXT PAGE RECEIVE, ADDRESS 8 (0X08)

Bit	Name	Access	Description	Default
15	LP next page	RO	1: More pages follow.	0
14	Acknowledge	RO	1: LP acknowledge.	0
13	LP message page	RO	1: Message page. 0: Unformatted page.	0
12	LP acknowledge 2	RO	1: LP complies with request.	0
11	LP toggle	RO	1: Previous transmitted LCW = 0. 0: Previous transmitted LCW = 1.	0
10:0	LP message/unformatted code	RO		All zeros

6.2.9 MMD ACCESS CONTROL REGISTER

The bits in register 13 of the main register space are a window to the EEE registers as defined in IEEE 802.3az-2010 Clause 45.

TABLE 6-12: MMD EEE ACCESS, ADDRESS 13 (0X0D)

Bit	Name	Access	Description
15:14	Function	R/W	00: Address. 01: Data, no post increment. 10: Data, post increment for read and write. 11: Data, post increment for write only.
13:5	Reserved	RO	Reserved.
4:0	DVAD	R/W	Device address as defined in IEEE 802.3az-2010 table 45–1.

6.2.10 MMD ADDRESS OR DATA REGISTER

The bits in register 14 of the main register space are a window to the EEE registers as defined in IEEE 802.3az-2010 Clause 45.

TABLE 6-13: MMD ADDRESS OR DATA REGISTER, ADDRESS 14 (0X0E)

Bit	Name	Access	Description
15:0	Register Address/Data	R/W	When register 13.15:14 = 2'b00, address of register of the device that is specified by 13.4:0. Otherwise, the data to be written to or read from the register.

6.2.11 100BASE-TX STATUS EXTENSION

Register 16 in the main registers page space provides additional information about the status of the 100BASE-TX operation.

TABLE 6-14: 100BASE-TX STATUS EXTENSION, ADDRESS 16 (0X10)

Bit	Name	Access	Description	Default
15	100BASE-TX Descrambler	RO	1: Descrambler locked.	0
14	100BASE-TX lock error	RO	Self-clearing bit. 1: Lock error detected.	0
13	100BASE-TX disconnect state	RO	Self-clearing bit. 1: PHY 100BASE-TX link disconnect detected.	0
12	100BASE-TX current link status	RO	1: PHY 100BASE-TX link active.	0

TABLE 6-14: 100BASE-TX STATUS EXTENSION, ADDRESS 16 (0X10) (CONTINUED)

Bit	Name	Access	Description	Default
11	100BASE-TX receive error	RO	Self-clearing bit. 1: Receive error detected.	0
10	100BASE-TX transmit error	RO	Self-clearing bit. 1: Transmit error detected.	0
9	100BASE-TX SSD error	RO	Self-clearing bit. 1: Start-of-stream delimiter error detected.	0
8	100BASE-TX ESD error	RO	Self-clearing bit. 1: End-of-stream delimiter error detected.	0
7:0	Reserved	RO	Reserved.	

6.2.12 BYPASS CONTROL

The bits in this register control aspects of functionality in effect when the device is disabled for the purpose of traffic bypass. The following table shows the settings available.

TABLE 6-15: BYPASS CONTROL, ADDRESS 18 (0X12)

Bit	Name	Access	Description	Default
15	Transmit disable	R/W	1: PHY transmitter disabled.	0
14	4B5B encoder/decoder	R/W	1: Bypass 4B/5B encoder/decoder.	0
13	Scrambler	R/W	1: Bypass scrambler.	0
12	Descrambler	R/W	1: Bypass descrambler.	0
11	PCS receive	R/W	1: Bypass PCS receiver.	0
10	PCS transmit	R/W	1: Bypass PCS transmit.	0
9	LFI timer	R/W	1: Bypass Link Fail Inhibit (LFI) timer.	0
8	Reserved	RO	Reserved.	
7	HP Auto-MDIX at forced 10/100	R/W	Sticky bit. 1: Disable HP Auto-MDIX at forced 10/100 speeds.	1
6	Reserved	R/W	Reserved.	0
5	Disable pair swap correction (HP Auto-MDIX when auto-negotiation enabled)	R/W	Sticky bit. 1: Disable the automatic pair swap correction.	0
4	Disable polarity correction	R/W	Sticky bit. 1: Disable polarity inversion correction on each subchannel.	0
3	Parallel detect control	R/W	Sticky bit. 1: Do not ignore advertised ability. 0: Ignore advertised ability.	1
2:0	Reserved	RO	Reserved.	

6.2.13 ERROR COUNTER 1

The bits in register 19 provide an error counter. The following table shows the settings available.

TABLE 6-16: EXTENDED CONTROL AND STATUS, ADDRESS 19 (0X13)

Bit	Name	Access	Description	Default
15:8	Reserved	RO	Reserved.	
7:0	Receive error counter	RO	8-bit counter that saturates when it reaches 255. These bits are self-clearing when read.	0x00

VSC8540RT

6.2.14 ERROR COUNTER 2

The bits in register 20 provide an error counter. The following table shows the settings available.

TABLE 6-17: EXTENDED CONTROL AND STATUS, ADDRESS 20 (0X14)

Bit	Name	Access	Description	Default
15:8	Reserved	RO	Reserved.	
7:0	False carrier counter	RO	8-bit counter that saturates when it reaches 255. These bits are self-clearing when read.	0x00

6.2.15 ERROR COUNTER 3

The bits in register 21 provide an error counter. The following table shows the settings available.

TABLE 6-18: EXTENDED CONTROL AND STATUS, ADDRESS 21 (0X15)

Bit	Name	Access	Description	Default
15:8	Reserved	RO	Reserved.	
7:0	Copper media link disconnect counter	RO	8-bit counter that saturates when it reaches 255. These bits are self-clearing when read.	0x00

6.2.16 EXTENDED CONTROL AND STATUS

The bits in register 22 provide additional device control and readouts. The following table shows the settings available.

TABLE 6-19: EXTENDED CONTROL AND STATUS, ADDRESS 22 (0X16)

Bit	Name	Access	Description	Default
15	Force 10BASE-T link high	R/W	Sticky bit. 1: Bypass link integrity test. 0: Enable link integrity test.	0
14	Jabber detect disable	R/W	Sticky bit. 1: Disable jabber detect.	0
13	Disable 10BASE-T echo	R/W	Sticky bit. 1: Disable 10BASE-T echo.	1
12	Disable SQE mode	R/W	Sticky bit. 1: Disable SQE mode.	1
11:10	10BASE-T squelch control	R/W	Sticky bit. 00: Normal squelch. 01: Low squelch. 10: High squelch. 11: Reserved.	00
9	Sticky reset enable	R/W	Super-sticky bit. 1: Enabled.	1
8	EOF Error	RO	This bit is self-clearing. 1: EOF error detected.	0
7	10BASE-T disconnect state	RO	This bit is self-clearing. 1: 10BASE-T link disconnect detected.	0
6	10BASE-T link status	RO	1: 10BASE-T link active.	0
5:1	Reserved	RO	Reserved.	
0	SML broadcast write	R/W	Sticky bit. 1: Enabled.	0

The following information applies to the extended control and status bits:

- When bit 22.15 is set, the link integrity state machine is bypassed and the PHY is forced into a link pass status.
- When bits 22.11:10 are set to 00, the squelch threshold levels are based on the IEEE standard for 10BASE-T. When set to 01, the squelch level is decreased, which can improve the bit error rate performance on long loops.

When set to 10, the squelch level is increased and can improve the bit error rate in high-noise environments.

- When bit 22.9 is set, all sticky register bits retain their values during a software reset. Clearing this bit causes all sticky register bits to change to their default values upon software reset. Super-sticky bits retain their values upon software reset regardless of the setting of bit 22.9.
- When bit 22.0 is set, if a write to any PHY register (registers 0–31, including extended registers), the same write is broadcast to all PHYs. For example, if bit 22.0 is set to 1 and a write to PHY0 is executed (register 0 is set to 0x1040), all PHYs' register 0s are set to 0x1040. Disabling this bit restores normal PHY write operation. Reads are still possible when this bit is set, but the value that is read corresponds only to the particular PHY being addressed.

6.2.17 EXTENDED PHY CONTROL 1

The following table shows the settings available.

TABLE 6-20: EXTENDED PHY CONTROL 1, ADDRESS 23 (0X17)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved.	
13	MAC supplied clock enable	R/W	MAC interface RX_CLK synchronization. 0: Synchronize RX_CLK to recovered clock. 1: Synchronize RX_CLK to REFCLK. Note: This bit is not applicable to the RMII MAC interface selection. This bit may be changed during COMA mode or written prior to a soft-reset, after which it takes effect.	0
12:11	MAC interface selection	R/W	MAC interface mode. 00: MII. 01: RMII. 10: RGMII. 11: Reserved. Note: These bits may be changed during COMA mode or written prior to a soft-reset, after which it takes effect.	10
10:4	Reserved	RO	Reserved.	
3	Far-end loopback mode	R/W	1: Enabled.	0
2:0	Reserved	RO	Reserved.	

Note: After configuring bits 13:11 of the extended PHY control register set 1, a software reset (register 0, bit 15) must be written to change the device operating mode. On read, these bits only indicate the actual operating mode and not the pending operating mode setting before a software reset has taken place.

6.2.18 EXTENDED PHY CONTROL 2

The second set of extended controls is located in register 24 in the main register space for the device. The following table shows the settings and readouts available.

TABLE 6-21: EXTENDED PHY CONTROL 2, ADDRESS 24 (0X18)

Bit	Name	Access	Description	Default
15:13	100BASE-TX edge rate control	R/W	Sticky bit. 011: +7 edge rate (slowest). 010: +6 edge rate. 001: +5 edge rate. 000: +4 edge rate. 111: +3 edge rate. 110: +2 edge rate. 101: +1 edge rate. 100: Fastest edge rate.	000

TABLE 6-21: EXTENDED PHY CONTROL 2, ADDRESS 24 (0X18) (CONTINUED)

Bit	Name	Access	Description	Default
12	PICMG 2.16 reduced power mode	R/W	Sticky bit. 1: Enabled.	0
11:6	Reserved	RO	Reserved.	
5:4	Jumbo packet mode	R/W	Sticky bit. 00: Normal IEEE 1.5 kB packet length. 01: 9 kB jumbo packet length (12 kB with 60 ppm or better reference clock). 10: 12 kB jumbo packet length (16 kB with 70 ppm or better reference clock). 11: Reserved.	00
3:1	Reserved	RO	Reserved.	
0	Connector loopback	R/W	1: Enabled.	0

Note: When bits 5:4 are set to jumbo packet mode, the default maximum packet values are based on 100 ppm driven reference clock to the device. Controlling the ppm offset between the MAC and the PHY as specified in the bit description results in a higher jumbo packet length.

6.2.19 INTERRUPT MASK

These bits control the device interrupt mask. The following table shows the settings available.

TABLE 6-22: INTERRUPT MASK, ADDRESS 25 (0X19)

Bit	Name	Access	Description	Default
15	MDINT interrupt status enable	R/W	Sticky bit. 1: Enabled.	0
14	Speed state change mask	R/W	Sticky bit. 1: Enabled.	0
13	Link state change mask	R/W	Sticky bit. 1: Enabled.	0
12	FDX state change mask	R/W	Sticky bit. 1: Enabled.	0
11	Autonegotiation error mask	R/W	Sticky bit. 1: Enabled.	0
10	Autonegotiation complete mask	R/W	Sticky bit. 1: Enabled.	0
9	Inline-powered device (PoE) detect mask	R/W	Sticky bit. 1: Enabled.	0
8	Symbol error interrupt mask	R/W	Sticky bit. 1: Enabled.	0
7	Fast link failure interrupt mask	R/W	Sticky bit. 1: Enabled.	0
6	Wake-on-LAN event interrupt mask	R/W	Sticky bit. 1: Enabled.	0
5	Extended interrupt mask	R/W	Sticky bit. 1: Enabled.	0
4	Reserved	RO	Reserved.	
3	False carrier interrupt mask	R/W	Sticky bit. 1: Enabled.	0
2	Reserved	RO	Reserved.	
1	Reserved	RO	Reserved.	
0	RX_ER interrupt mask	R/W	Sticky bit. 1: Enabled.	0

Note: When bit 25.15 is set, the MDINT pin is enabled. When enabled, the state of this pin reflects the state of bit 26.15. Clearing this bit only inhibits the MDINT pin from being asserted. Also, before enabling this bit, read register 26 to clear any previously inactive interrupts pending that will cause bit 25.15 to be set.

6.2.20 INTERRUPT STATUS

The status of interrupts already written to the device is available for reading from register 26 in the main registers space. The following table shows the expected readouts.

TABLE 6-23: INTERRUPT STATUS, ADDRESS 26 (0X1A)

Bit	Name	Access	Description	Default
15	Interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
14	Speed state change status	RO	Self-clearing bit. 1: Interrupt pending.	0
13	Link state change status	RO	Self-clearing bit. 1: Interrupt pending.	0
12	FDX state change status	RO	Self-clearing bit. 1: Interrupt pending.	0
11	Autonegotiation error status	RO	Self-clearing bit. 1: Interrupt pending.	0
10	Autonegotiation complete status	RO	Self-clearing bit. 1: Interrupt pending.	0
9	Inline powered device detect status	RO	Self-clearing bit. 1: Interrupt pending.	0
8	Symbol error status	RO	Self-clearing bit. 1: Interrupt pending.	0
7	Fast link failure detect status	RO	Self-clearing bit. 1: Interrupt pending.	0
6	Wake-on-LAN event status	RO	Self-clearing bit. 1: Interrupt pending.	0
5	Extended interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
4	Reserved	RO	Reserved.	
3	False carrier interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
2	Reserved	RO	Reserved.	
1	Reserved	RO	Reserved.	
0	RX_ER interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0

The following information applies to the interrupt status bits:

- All set bits in this register are cleared after being read (self-clearing). If bit 26.15 is set, the cause of the interrupt can be read by reading bits 26.14:0.
- For bits 26.14 and 26.12, bit 0.12 must be set for this interrupt to assert.
- For bit 26.0, this interrupt will not occur when RX_ER is used for carrier-extension decoding of a link partner's data transmission.
- If bit 5 is set, register 29E2 must be read to determine the source of the interrupt.

6.2.21 DEVICE AUXILIARY CONTROL AND STATUS

Register 28 provides control and status information for several device functions not controlled or monitored by other device registers. The following table shows the settings available and the expected readouts.

TABLE 6-24: AUXILIARY CONTROL AND STATUS, ADDRESS 28 (0X1C)

Bit	Name	Access	Description	Default
15	Autonegotiation complete	RO	Duplicate of bit 1.5 when auto-negotiation is enabled, otherwise this is the current link status.	0
14	Autonegotiation disabled	RO	Inverted duplicate of bit 0.12.	0
13	HP Auto-MDIX crossover indication	RO	1: HP Auto-MDIX crossover performed internally.	0
12	Reserved	RO	Reserved.	
11	A polarity inversion	RO	1: Polarity swap on pair A.	0
10	B polarity inversion	RO	1: Polarity swap on pair B.	0
9:8	Reserved	RO	Reserved.	

TABLE 6-24: AUXILIARY CONTROL AND STATUS, ADDRESS 28 (0X1C) (CONTINUED)

Bit	Name	Access	Description	Default
7	ActiPHY link status time-out control [1]	R/W	Sticky bit. Bits 7 and 2 are part of the ActiPHY Link Status time-out control. Bit 7 is the MSB. 00: 2.3 seconds. 01: 3.3 seconds. 10: 4.3 seconds. 11: 5.3 seconds.	0
6	ActiPHY mode enable	R/W	Sticky bit. 1: Enabled.	0
5	FDX status	RO	1: Full-duplex. 0: Half-duplex.	0
4:3	Speed status	RO	00: Speed is 10BASE-T. 01: Speed is 100BASE-TX. 10: Reserved. 11: Reserved.	00
2	ActiPHY link status time-out control [0]	R/W	Sticky bit. Bits 7 and 2 are part of the ActiPHY Link Status time-out control. Bit 7 is the MSB. 00: 2.3 seconds. 01: 3.3 seconds. 10: 4.3 seconds. 11: 5.3 seconds.	1
1:0	Media mode status	RO	00: No media selected. 01: Copper media selected. 10: Reserved. 11: Reserved.	00

6.2.22 LED MODE SELECT

The device LED outputs are controlled using the bits in register 29 of the main register space. The following table shows the information needed to access the functionality of each of the outputs. For more information about LED modes, see [Table 5-14](#). For information about enabling the extended LED mode bits in Register 19E1 bits 13 to 12, see [Table 5-16](#).

TABLE 6-25: LED MODE SELECT, ADDRESS 29 (0X1D)

Bit	Name	Access	Description	Default
15	Reserved	RO	Reserved.	
14:8	Reserved	RO	Reserved.	
7:4	LED1 mode select	R/W	Sticky bit. Select from LED modes 0–15.	0101
3:0	LED0 mode select	R/W	Sticky bit. Select from LED modes 0–15.	0100

6.2.23 LED BEHAVIOR

The bits in register 30 control and enable you to read the status of the pulse or blink rate of the device LEDs. The following table shows the settings you can write to the register or read from the register.

TABLE 6-26: LED BEHAVIOR, ADDRESS 30 (0X1E)

Bit	Name	Access	Description	Default
15:13	Reserved	RO	Reserved.	
12	LED pulsing enable	R/W	Sticky bit. 0: Normal operation. 1: LEDs pulse with a 5 kHz, programmable duty cycle when active.	0

TABLE 6-26: LED BEHAVIOR, ADDRESS 30 (0X1E) (CONTINUED)

Bit	Name	Access	Description	Default
11:10	LED blink/pulse-stretch rate	R/W	Sticky bit. 00: 2.5 Hz blink rate/400 ms pulse-stretch. 01: 5 Hz blink rate/200 ms pulse-stretch. 10: 10 Hz blink rate/100 ms pulse-stretch. 11: 20 Hz blink rate/50 ms pulse-stretch. The blink rate selection sets the rate used for all LED pins.	01
9:7	Reserved	RO	Reserved.	
6	LED1 pulse-stretch/blink select	R/W	Sticky bit. 1: Pulse-stretch. 0: Blink.	0
5	LED0 pulse-stretch/blink select	R/W	Sticky bit. 1: Pulse-stretch. 0: Blink.	0
4:2	Reserved	RO	Reserved.	
1	LED1 combine feature disable	R/W	Sticky bit. 0: Combine enabled (link/activity, duplex/collision). 1: Disable combination (link only, duplex only).	0
0	LED0 combine feature disable	R/W	Sticky bit. 0: Combine enabled (link/activity, duplex/collision). 1: Disable combination (link only, duplex only).	0

Note: Bits 30.11:10 are active only in port 0 and affect the behavior of LEDs for all the ports.

6.2.24 EXTENDED PAGE ACCESS

To provide functionality beyond the IEEE 802.3-specified registers and main device registers, an extended set of registers provide an additional 15 register spaces.

The register at address 31 controls access to the extended registers. Accessing the GPIO page register space is similar to accessing the extended page registers. The following table shows the settings available.

TABLE 6-27: EXTENDED/GPIO REGISTER PAGE ACCESS, ADDRESS 31 (0X1F)

Bit	Name	Access	Description	Default
15:0	Extended/GPIO page register access	R/W	0x0000: Register 16–30 accesses main register space. Writing 0x0000 to register 31 restores the main register access. 0x0001: Registers 16–30 access extended register space 1. 0x0002: Registers 16–30 access extended register space 2. 0x0010: Registers 0–30 access GPIO register space.	0x0000

6.3 Extended Page 1 Registers

To access the extended page 1 registers (17E1–30E1), enable extended register access by writing 0x0001 to register 31. Writing 0x0000 to register 31 restores the main register access.

When extended page 1 register access is enabled, reads and writes to registers 16–30 affect the extended registers 17E1–30E1 instead of those same registers in the IEEE-specified register space. Registers 0–15 are not affected by the state of the extended page register access.

TABLE 6-28: EXTENDED REGISTERS PAGE 1 SPACE

Address	Name
17E1	Reserved
18E1	Cu Media CRC Good Counter
19E1	Extended Mode Control

TABLE 6-28: EXTENDED REGISTERS PAGE 1 SPACE (CONTINUED)

Address	Name
20E1	Extended PHY Control 3 (ActiPHY)
21E1–22E1	Reserved
23E1	Extended PHY Control 4 (PoE and CRC Error Counter)
27E1–28E1	Reserved
29E1	Ethernet Packet Generator (EPG) 1
30E1	EPG 2

6.3.1 CU MEDIA CRC GOOD COUNTER

Register 18E1 makes it possible to read the contents of the CRC good counter for packets that are received on the Cu media interface: the number of CRC routines that have executed successfully. The following table shows the expected readouts.

TABLE 6-29: CU MEDIA CRC GOOD COUNTER, ADDRESS 18E1 (0X12)

Bit	Name	Access	Description	Default
15	Packet since last read	RO	Self-clearing bit. 1: Packet received since last read.	0
14	Reserved	RO	Reserved.	
13:0	Cu Media CRC good counter contents	RO	Self-clearing bit. Counter containing the number of packets with valid CRCs modulo 10,000; this counter does not saturate and will roll over to zero on the next good packet received after 9,999.	0x0000

6.3.2 EXTENDED MODE CONTROL

Register 19E1 controls the extended LED and other chip modes. The following table shows the settings available.

TABLE 6-30: EXTENDED MODE CONTROL, ADDRESS 19E1 (0X13)

Bit	Name	Access	Description	Default
15:1 4	Reserved	RO	Reserved.	
13	LED1 Extended Mode	R/W	Sticky bit. 1: See Section 5.11.2, "Basic Serial LED Mode"	0
12	LED0 Extended Mode	R/W	Sticky bit. 1: See Section 5.11.2, "Basic Serial LED Mode"	0
11	LED Reset Blink Suppress	R/W	Sticky bit. 1: Blink LEDs after COMA_MODE is de-asserted. 0: Suppress LED blink after COMA_MODE is de-asserted.	0
10:5	Reserved	RO	Reserved.	
4	Fast link failure	R/W	Sticky bit. Enable fast link failure pin. 1: Enabled. 0: Disabled.	1
3:2	Force MDI crossover	R/W	Sticky bit. 00: Normal HP Auto-MDIX operation. 01: Reserved. 10: Copper media forced to MDI. 11: Copper media forced MDI-X.	00
1:0	Reserved	RO	Reserved.	

6.3.3 ACTIPHY CONTROL

Register 20E1 controls the device ActiPHY sleep timer and its wake-up timer. The following table shows the settings available.

TABLE 6-31: EXTENDED PHY CONTROL 3, ADDRESS 20E1 (0X14)

Bit	Name	Access	Description	Default
15	Reserved	RO	Reserved.	
14:13	ActiPHY sleep timer	R/W	Sticky bit. 00: 1 second. 01: 2 seconds. 10: 3 seconds. 11: 4 seconds.	01
12:11	ActiPHY wake-up timer	R/W	Sticky bit. 00: 160 ms. 01: 400 ms. 10: 800 ms. 11: 2 seconds.	00
10	Slow MDC	R/W	Sticky bit. 1: Indicates that MDC runs at less than 1 MHz (use of this bit is optional and indicated when MDC runs at less than 1 MHz).	0
9:8	Reserved	RO	Reserved.	
7:6	Media mode status	RO	00: No media selected. 01: Copper media selected. 10: Reserved. 11: Reserved.	00
5	Enable 10BASE-T no preamble mode	R/W	Sticky bit. 1: 10BASE-T will assert RX_DV indication when data is presented to the receiver even without a preamble preceding it.	0
4:0	Reserved	RO	Reserved.	

6.3.4 POE AND MISCELLANEOUS FUNCTIONALITY

The register at address 23E1 controls various aspects of inline-powering and the CRC error counter in the VSC8540RT device.

TABLE 6-32: EXTENDED PHY CONTROL 4, ADDRESS 23E1 (0X17)

Bit	Name	Access	Description	Default
15:11	PHY address	RO	Internal PHY address: 0–31.	
10	Inline powered device detection	R/W	Sticky bit. 1: Enabled.	0
9:8	Inline powered device detection status	RO	Only valid when bit 10 is set. 00: Searching for devices. 01: Device found; requires inline-power. 10: Device found; does not require inline-power. 11: Reserved.	00
7:0	Cu Media CRC error counter	RO	Self-clearing 8-bit error count register.	

6.3.5 ETHERNET PACKET GENERATOR (EPG) CONTROL 1

The EPG control register provides access to and control of various aspects of the EPG testing feature. There are two separate EPG control registers. The following table shows the settings available in the first register.

TABLE 6-33: EPG CONTROL REGISTER 1, ADDRESS 29E1 (0X1D)

Bit	Name	Access	Description	Default
15	EPG enable ¹	R/W	1: Enable EPG.	0
14	EPG run or stop	R/W	1: Run EPG.	0
13	Transmission duration	R/W	1: Continuous (sends in 10,000-packet increments). 0: Send 30,000,000 packets and stop.	0
12:11	Packet length	R/W	00: 125 bytes. 01: 64 bytes. 10: 1518 bytes. 11: 10,000 bytes (jumbo packet).	00
10	Interpacket gap	R/W	1: 8,192 ns. 0: 96 ns.	0
9:6	Destination address	R/W	Lowest nibble of the 6-byte destination address.	0001
5:2	Source address	R/W	Lowest nibble of the 6-byte destination address.	0000
1	Payload type	R/W	1: Randomly generated payload pattern. 0: Fixed based on payload pattern.	0
0	Bad frame check sequence (FCS) generation	R/W	1: Generate packets with bad FCS. 0: Generate packets with good FCS.	0

1. To end forced transmission of EEE LPIs from the PHY, clear the force EEE LPI bit (17E2.4) first before clearing the EPG enable bit (29E1.15).

The following information applies to the EPG control number 1:

- Do not run the EPG when the VSC8540RT device is connected to a live network.
- Bit 29E1.13 (continuous EPG mode control): when enabled, this mode causes the device to send continuous packets. When disabled, the device continues to send packets only until they reach the next 10,000-packet increment mark. They then cease to send packets.
- The 6-byte destination address in bits 9:6 is assigned one of 16 addresses in the range of 0xFF FF FF FF FF F0 through 0xFF FF FF FF FF FF.
- The 6-byte source address in bits 5:2 is assigned one of 16 addresses in the range of 0xFF FF FF FF FF F0 through 0xFF FF FF FF FF FF.
- If any of bits 13:0 are changed while the EPG is running (bit 14 is set to 1), bit 14 must be cleared and then set back to 1 for the change to take effect and to restart the EPG.

6.3.6 ETHERNET PACKET GENERATOR CONTROL 2

Register 30E1 consists of the second set of bits that provide access to and control over the various aspects of the EPG testing feature. The following table shows the settings available.

TABLE 6-34: EPG CONTROL REGISTER 2, ADDRESS 30E1 (0X1E)

Bit	Name	Access	Description	Default
15:0	EPG packet payload	R/W	Data pattern repeated in the payload of packets generated by the EPG	0x0000

Note: If any of bits 15:0 in this register are changed while the EPG is running (bit 14 of register 29E1 is set to 1), that bit (29E1.14) must first be cleared and then set back to 1 for the change to take effect and to restart the EPG.

6.4 Extended Page 2 Registers

To access the extended page 2 registers (16E2–30E2), enable extended register access by writing 0x0002 to register 31. For more information, see [Table 6-27](#).

When extended page 2 register access is enabled, reads and writes to registers 16–30 affect the extended registers 16E2–30E2 instead of those same registers in the IEEE-specified register space. Registers 0–15 are not affected by the state of the extended page register access.

Writing 0x0000 to register 31 restores the main register access.

The following table lists the addresses and register names in the extended register page 2 space. These registers are accessible only when the device register 31 is set to 0x0002.

TABLE 6-35: EXTENDED REGISTERS PAGE 2 SPACE

Address	Name
16E2	Cu PMD Transmit Control
17E2	EEE Control
18E2–19E2	Reserved
20E2	RGMII Control
21E2	Wake-on-LAN MAC Address [15:0]
22E2	Wake-on-LAN MAC Address [31:16]
23E2	Wake-on-LAN MAC Address [47:32]
24E2	Secure-On Password [15:0]
25E2	Secure-On Password [31:16]
26E2	Secure-On Password [47:32]
27E2	Wake-on-LAN and MAC Interface Control
28E2	Extended Interrupt Mask
29E2	Extended Interrupt Status
30E2	Reserved

6.4.1 CU PMD TRANSMIT CONTROL

The register at address 16E2 consists of the bits that provide control over the amplitude settings for the transmit side Cu PMD interface. These bits provide the ability to make small adjustments in the signal amplitude to compensate for minor variations in the magnetics from different vendors. Extreme caution must be exercised when changing these settings from the default values as they have a direct impact on the signal quality. Changing these settings also affects the linearity and harmonic distortion of the transmitted signals. For help with changing these values, contact your Microchip representative.

TABLE 6-36: CU PMD TRANSMIT CONTROL, ADDRESS 16E2 (0X10)

Bit	Name	Access	Description	Default
15:12	Reserved	RO	Reserved	

TABLE 6-36: CU PMD TRANSMIT CONTROL, ADDRESS 16E2 (0X10) (CONTINUED)

Bit	Name	Access	Description	Default
11:8	100BASE-TX signal amplitude trim ²	R/W	Sticky bit. 100BASE-TX signal amplitude 0000: 1.8% 0001: 2.7% 0010: 3.6% 0011: 4.5% 0100: 5.4% 0101: 6.3% 0110: 7.2% 0111: 8.1% 1000: -8% 1001: -6.2% 1010: -4.4% 1011: -2.7% 1100: -1.8% 1101: -0.9% 1110: 0% 1111: 0.9%	0010
7:4	10BASE-T signal amplitude trim ³	R/W	Sticky bit. 10BASE-T signal amplitude 0000: 0% 0001: 0.9% 0010: 1.8% 0011: 2.7% 0100: 3.6% 0101: 4.5% 0110: 5.4% 0111: 6.1% 1000: -7.2% 1001: -6.3% 1010: -5.4% 1011: -4.5% 1100: -3.6% 1101: -2.7% 1110: -1.8% 1111: -0.9%	1000
3:0	10BASE-Te signal amplitude trim	R/W	Sticky bit. 10BASE-Te signal amplitude 0000: 0% 0001: 0.65% 0010: 1.3% 0011: 1.95% 0100: 2.6% 0101: 3.25% 0110: 3.9% 0111: 4.55% 1000: -5.2% 1001: -4.55% 1010: -3.9% 1011: -3.25% 1100: -2.6% 1101: -1.95% 1110: -1.3% 1111: -0.65%	1110

6.4.2 EEE CONTROL

The register at address 17E2 consists of the bits that provide additional control over the chip behavior in energy-efficient Ethernet (IEEE 802.3az-2010) mode for debug.

TABLE 6-37: EEE CONTROL, ADDRESS 17E2 (0X11)

Bit	Name	Access	Description	Default
15	Enable 10BASE-T _e	R/W	Sticky bit. Enable energy efficient (IEEE 802.3az-2010) 10BASE-T _e operating mode.	0
14:12	Reserved	RO	Reserved.	
11:10	Invert LED polarity	R/W	Sticky bit. Invert polarity of LED signals. Default is to drive an active low signal on the LED pins. For more information, see Section 5.11.2, "Basic Serial LED Mode" .	00
9	Reserved	RO	Reserved.	
8	Link status	RO	1: Link is up.	0
7	Reserved	RO	Reserved.	
6	100BASE-TX EEE enable	RO	1: EEE is enabled for 100BASE-TX.	0
5	Reserved	RO	Reserved.	
4	Force transmit LPI ¹	R/W	Sticky bit. 1: Enable the EPG to transmit LPI on the MDI, ignore data from the MAC interface. 0: Transmit idles being received from the MAC.	0
3	Inhibit 100BASE-TX transmit EEE LPI	R/W	Sticky bit. 1: Disable transmission of EEE LPI on transmit path MDI in 100BASE-TX mode when receiving LPI from MAC.	0
2	Inhibit 100BASE-TX receive EEE LPI	R/W	Sticky bit. 1: Disable transmission of EEE LPI on receive path MAC interface in 100BASE-TX mode when receiving LPI from the MDI.	0
1:0	Reserved	RO	Reserved.	

1. 17E2 bits 4:0 are for debugging purposes only, not for operational use.

6.4.3 RGMII CONTROL

The following table shows the register settings for the RGMII controls at address 20E2.

TABLE 6-38: RGMII CONTROL, ADDRESS 20E2 (0X14)

Bit	Name	Access	Description	Default
15	FLF2 enable	R/W	Fast Link Failure 2 indication enable. 0: Disabled. 1: Enabled.	0
14:13	Reserved	RO	Reserved.	
12	SOF Enable	R/W	Sticky bit. 0: SOF indication disabled. 1: SOF indication enabled.	0
11:8	Reserved	RO	Reserved.	

TABLE 6-38: RGMII CONTROL, ADDRESS 20E2 (0X14) (CONTINUED)

Bit	Name	Access	Description	Default
7	RGMII/MII RXD bit reversal	R/W	Sticky bit. When set to 1, makes the following reversed mapping internally: RXD3 maps to RXD0 RXD2 maps to RXD1 RXD1 maps to RXD2 RXD0 maps to RXD3	0
6:4	RX_CLK delay	R/W	Sticky bit. 000: 0.2 ns delay. 001: 0.8 ns delay. 010: 1.1 ns delay. 011: 1.7 ns delay. 100: 2.0 ns delay. 101: 2.3 ns delay. 110: 2.6 ns delay. 111: 3.4 ns delay.	000
3	RGMII/MII TXD bit reversal	R/W	Sticky bit. When set to 1, makes the following reversed mapping internally: TXD3 maps to TXD0 TXD2 maps to TXD1 TXD1 maps to TXD2 TXD0 maps to TXD3	0
2:0	TX_CLK delay	R/W	Sticky bit. 000: 0.2 ns delay. 001: 0.8 ns delay. 010: 1.1 ns delay. 011: 1.7 ns delay. 100: 2.0 ns delay. 101: 2.3 ns delay. 110: 2.6 ns delay. 111: 3.4 ns delay.	000

6.4.4 WAKE-ON-LAN MAC ADDRESS [15:0]

The following table shows the register settings for the Wake-on-LAN MAC address at 21E2.

TABLE 6-39: WAKE-ON-LAN MAC ADDRESS, 21E2 (0X15)

Bit	Name	Access	Description	Default
15:0	WoL MAC address [15:0]	R/W	Sticky bit. WoL MAC address lower two bytes.	0x0000

6.4.5 WAKE-ON-LAN MAC ADDRESS [31:16]

The following table shows the register settings for the Wake-on-LAN MAC address at 22E2.

TABLE 6-40: WAKE-ON-LAN MAC ADDRESS, 22E2 (0X16)

Bit	Name	Access	Description	Default
15:0	WoL MAC address [31:16]	R/W	Sticky bit. WoL MAC address middle two bytes.	0x0000

6.4.6 WAKE-ON-LAN MAC ADDRESS [47:32]

The following table shows the register settings for the Wake-on-LAN MAC address at 23E2.

TABLE 6-41: WAKE-ON-LAN MAC ADDRESS, 23E2 (0X17)

Bit	Name	Access	Description	Default
15:0	WoL MAC address [47:32]	R/W	Sticky bit. WoL MAC address upper two bytes.	0x0000

6.4.7 SECURE-ON PASSWORD [15:0]

The following table shows the register settings for the Secure-On password used for WoL at 24E2.

TABLE 6-42: SECURE-ON PASSWORD, 24E2 (0X18)

Bit	Name	Access	Description	Default
15:0	Secure-On password [15:0]	R/W	Sticky bit. Secure-On password for WoL lower two bytes.	0x0000

6.4.8 SECURE-ON PASSWORD [31:16]

The following table shows the register settings for the Secure-On password used for WoL at 25E2.

TABLE 6-43: SECURE-ON PASSWORD, 25E2 (0X19)

Bit	Name	Access	Description	Default
15:0	Secure-On password [31:16]	R/W	Sticky bit. Secure-On password for WoL middle two bytes.	0x0000

6.4.9 SECURE-ON PASSWORD [47:32]

The following table shows the register settings for the Secure-On password used for WoL at 26E2.

TABLE 6-44: SECURE-ON PASSWORD, 26E2 (0X1A)

Bit	Name	Access	Description	Default
15:0	Secure-On password [47:32]	R/W	Sticky bit. Secure-On password for WoL upper two bytes.	0x0000

6.4.10 WAKE-ON-LAN AND MAC INTERFACE CONTROL

The following table shows the register settings for the Wake-on-LAN and MAC interface control at address 27E2.

TABLE 6-45: WOL AND MAC INTERFACE CONTROL, ADDRESS 27E2 (0X1B)

Bit	Name	Access	Description	Default
15	Secure-On enable	R/W	Sticky bit. 0: Disabled. 1: Enabled.	0
14	Secure-On password length	R/W	Sticky bit. 0: 6 byte password. 1: 4 byte password.	0
13:12	Reserved	RO	Reserved.	

TABLE 6-45: WOL AND MAC INTERFACE CONTROL, ADDRESS 27E2 (0X1B) (CONTINUED)

Bit	Name	Access	Description	Default
11:8	Address repetition count in Magic packet	R/W	Sticky bit. Count value: 0000: 1 0001: 2 0010: 3 0011: 4 0100: 5 0101: 6 0110: 7 0111: 8 1000: 9 1001: 10 1010: 11 1011: 12 1100: 13 1101: 14 1110: 15 1111: 16	1111
7:5	Pad edge rate control	R/W	Sticky bit. MAC interface edge rate control. 000: Slowest edge rate 001: +1 pad edge rate 010: +2 pad edge rate 011: +3 pad edge rate 100: +4 pad edge rate 101: +5 pad edge rate 110: +6 pad edge rate 111: +7 pad edge rate (fastest)	111
4	RMII CLKOUT enable	R/W	Sticky bit. 0: RMII CLKOUT disabled. 1: RMII CLKOUT enabled.	1
3:1	Reserved	RO	Reserved.	
0	MDINT CMOS drive	R/W	Sticky bit. 0: Disabled. 1: Enabled.	0

6.4.11 EXTENDED INTERRUPT MASK

The following table shows the register settings for the extended interrupt mask at address 28E2.

TABLE 6-46: EXTENDED INTERRUPT MASK, ADDRESS 28E2 (0X1C)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved.	
13	Rx FIFO overflow/underflow interrupt mask	R/W	Sticky bit. 1: Enabled.	0
12	Tx FIFO overflow/underflow interrupt mask	R/W	Sticky bit. 1: Enabled.	0
11:4	Reserved	RO	Reserved.	
3	EEE link fail interrupt mask	R/W	Sticky bit. 1: Enabled.	0
2	EEE Rx TQ timer interrupt mask	R/W	Sticky bit. 1: Enabled.	0
1	EEE wait quiet/Rx TS timer interrupt mask	R/W	Sticky bit. 1: Enabled.	0
0	EEE wake error interrupt mask	R/W	Sticky bit. 1: Enabled.	0

6.4.12 EXTENDED INTERRUPT STATUS

The following table shows the register settings for the extended interrupt status at address 29E2.

TABLE 6-47: EXTENDED INTERRUPT STATUS, ADDRESS 29E2 (0X1D)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved.	
13	Rx FIFO overflow/underflow interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
12	Tx FIFO overflow/underflow interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
11:4	Reserved	RO	Reserved.	
3	EEE link fail interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
2	EEE Rx TQ timer interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
1	EEE wait quiet/Rx TS timer interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
0	EEE wake error interrupt mask	RO	Self-clearing bit. 1: Interrupt pending.	0

6.5 General Purpose Registers

Accessing the general purpose register space is similar to accessing the extended page registers. Set register 31 to 0x0010. This sets all 32 registers to the general purpose register space.

To restore main register page access, write 0x0000 to register 31. All general purpose register bits are super-sticky.

TABLE 6-48: GENERAL PURPOSE REGISTERS SPACE

Address	Name
0G–12G	Reserved
13G	CLKOUT Control
14G	GPIO Control 2
15G–18G	Reserved
19G	Fast Link Register
20G–22G	Reserved
23G	Recovered Clock Control
24G	Reserved
25G	Enhanced LED Control
26G–30G	Reserved

6.5.1 CLKOUT CONTROL

The CLKOUT control register configures the functionality of the CLKOUT output pin.

TABLE 6-49: CLKOUT CONTROL, ADDRESS 13G (0X0D)

Bit	Name	Access	Description	Default
15	CLKOUT enable	R/W	1: CLKOUT enabled. 0: CLKOUT disabled.	0
14:13	CLKOUT frequency select	R/W	00: 25 MHz. 01: 50 MHz. 10: 125 MHz. 11: Reserved.	00
12:0	Reserved	RO	Reserved.	

VSC8540RT

6.5.2 GPIO CONTROL 2

The GPIO control 2 register configures the functionality of the COMA_MODE and LED pins.

TABLE 6-50: GPIO CONTROL 2, ADDRESS 14G (0X0E)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved.	
13	COMA_MODE output enable (active low)	R/W	1: COMA_MODE pin is an input. 0: COMA_MODE pin is an output.	1
12	COMA_MODE output data	R/W	Value to output on the COMA_MODE pin when it is configured as an output.	0
11	COMA_MODE input data	RO	Data read from the COMA_MODE pin.	
10	Reserved	RO	Reserved.	
9	Tri-state enable for LEDs	R/W	1: Tri-state LED output signals instead of driving them high. This allows the signals to be pulled above V _{DDIO} using an external pull-up resistor. 0: Drive LED bus output signals to high and low values.	1
8:0	Reserved	RO	Reserved.	

6.5.3 FAST LINK CONFIGURATION

Register 19G in the GPIO register space controls the selection of the source PHY for the fast link failure indication. The following table shows the settings available for the FASTLINK_FAIL pin.

TABLE 6-51: MAC CONFIGURATION AND FAST LINK REGISTER, ADDRESS 19G (0X13)

Bit	Name	Access	Description	Default
15:4	Reserved	RO	Reserved.	
3:0	Fast link failure setting	R/W	0000: Fast link failure pin enabled. 0001–1110: Reserved. 1111: Output disabled.	0000

6.5.4 RECOVERED CLOCK CONTROL

Register 23G in the extended register space controls the functionality of the recovered clock output signal.

TABLE 6-52: RECOVERED CLOCK CONTROL, ADDRESS 23G (0X17)

Bit	Name	Access	Description	Default
15	Enable RCVRD_CLK	R/W	1: Enable recovered clock output. 0: Disable recovered clock output.	0
14:11	Reserved	RO	Reserved.	
10:8	Clock frequency select	R/W	Select output clock frequency. 000: 25 MHz output clock. 001: 125 MHz output clock. 010: 31.25 MHz output clock. 011–111: Reserved.	000
7:6	Reserved	RO	Reserved.	

TABLE 6-52: RECOVERED CLOCK CONTROL, ADDRESS 23G (0X17) (CONTINUED)

Bit	Name	Access	Description	Default
5:4	Clock squelch level	R/W	Select clock squelch level. 00: Automatically squelch clock to low when the link is not up, is unstable, is up in a mode that does not support the generation of a recovered clock (10BASE-T), or is up in EEE mode (100BASE-TX). 01: Same as 00 except that the clock is also generated in 10BASE-T link-up mode. This mode also generates a recovered clock output in EEE mode during reception of LP_IDLE. 10: Squelch only when the link is not up. 11: Disable clock squelch. Note: A clock from the Cu PHY will be output on the recovered clock output in this mode when the link is down. When the CLK_SQUELCH_IN pin is set high, it squelches the recovered clocks regardless of bit settings.	00
3	Reserved	RO	Reserved.	
2:0	Clock selection	R/W	000: Reserved. 001: Copper PHY recovered clock. 010–111: Reserved.	000

6.5.5 ENHANCED LED CONTROL

Register 25G in the extended register space controls the advanced functionality of the parallel LED signals.

TABLE 6-53: ENHANCED LED CONTROL, ADDRESS 25G (0X19)

Bit	Name	Access	Description	Default
15:8	LED pulsing duty cycle control	R/W	Programmable control for LED pulsing duty cycle when bit 30.12 is set to 1. Valid settings are between 0 and 198. A setting of 0 corresponds to a 0.5% duty cycle and 198 corresponds to a 99.5% duty cycle. Intermediate values change the duty cycle in 0.5% increments.	0x00
7:0	Reserved	RO	Reserved.	

6.6 Clause 45 Registers to Support Energy-Efficient Ethernet and 802.3bf

This section describes the Clause 45 registers that are required to support energy-efficient Ethernet. Access to these registers is through the IEEE standard registers 13 and 14 (MMD access control and MMD data or address registers).

The following table lists the addresses and register names in the Clause 45 register page space. When the link is down, 0 is the value returned for the x.180x addresses.

TABLE 6-54: CLAUSE 45 REGISTERS PAGE SPACE

Address	Name
1.1	PMA/PMD status 1
1.1800	PMA/PMD time sync capable
1.1801	PMA/PMD delay Tx max.
1.1803	PMA/PMD delay Tx min.
1.1805	PMA/PMD delay Rx max.
1.1807	PMA/PMD delay Rx min.
3.1	PCS status 1
3.20	EEE capability
3.22	EEE wake error counter

VSC8540RT

TABLE 6-54: CLAUSE 45 REGISTERS PAGE SPACE (CONTINUED)

Address	Name
7.60	EEE advertisement
7.61	EEE link partner advertisement

6.6.1 PMA/PMD STATUS 1

The following table shows the bit descriptions for the PMA/PMD Status 1 register.

TABLE 6-55: PMA/PMD STATUS 1

Bit	Name	Access	Description
15:3	Reserved	RO	Reserved.
2	PMD/PMA receive link status	RO/LL	1: PMA/PMD receive link up. 0: PMA/PMD receive link down.
1:0	Reserved	RO	Reserved.

6.6.2 PCS STATUS 1

The bits in the PCS Status 1 register provide a status of the EEE operation from the PCS for the link that is currently active.

TABLE 6-56: PCS STATUS 1, ADDRESS 3.1

Bit	Name	Access	Description
15:12	Reserved	RO	Reserved.
11	Tx LPI received	RO/LH	1: Tx PCS has received LPI. 0: LPI not received.
10	Rx LPI received	RO/LH	1: Rx PCS has received LPI. 0: LPI not received.
9	Tx LPI indication	RO	1: Tx PCS is currently receiving LPI. 0: PCS is not currently receiving LPI.
8	Rx LPI indication	RO	1: Rx PCS is currently receiving LPI. 0: PCS is not currently receiving LPI.
7:3	Reserved	RO	Reserved.
2	PCS receive link status	RO/LL	1: PCS receive link up. 0: PCS receive link down.
1:0	Reserved	RO	Reserved.

6.6.3 EEE CAPABILITY

This register is used to indicate the capability of the PCS to support EEE functions for each PHY type. The following table shows the bit assignments for the EEE capability register.

TABLE 6-57: EEE CAPABILITY, ADDRESS 3.20

Bit	Name	Access	Description
15:2	Reserved	RO	Reserved.
1	100BASE-TX EEE	RO	1: EEE is supported for 100BASE-TX. 0: EEE is not supported for 100BASE-TX.
0	Reserved	RO	Reserved.

6.6.4 EEE WAKE ERROR COUNTER

This register is used by PHY types that support EEE to count wake time faults where the PHY fails to complete its normal wake sequence within the time required for the specific PHY type. The definition of the fault event to be counted is defined for each PHY and can occur during a refresh or a wakeup as defined by the PHY. This 16-bit counter is reset to all zeros when the EEE wake error counter is read or when the PHY undergoes hardware or software reset.

TABLE 6-58: EEE WAKE ERROR COUNTER, ADDRESS 3.22

Bit	Name	Access	Description
15:0	Wake error counter	RO	Count of wake time faults for a PHY

6.6.5 EEE ADVERTISEMENT

This register defines the EEE advertisement that is sent in the unformatted next page following a EEE technology message code. The following table shows the bit assignments for the EEE advertisement register.

TABLE 6-59: EEE ADVERTISEMENT, ADDRESS 7.60

Bit	Name	Access	Description	Default
15:2	Reserved	RO	Reserved.	
1	100BASE-TX EEE	R/W	1: Advertise that the 100BASE-TX has EEE capability. 0: Do not advertise that the 100BASE-TX has EEE capability.	0
0	Reserved	RO	Reserved.	

6.6.6 EEE LINK PARTNER ADVERTISEMENT

All the bits in the EEE LP advertisement register are read only. A write to the EEE LP advertisement register has no effect. When the AN process has been completed, this register will reflect the contents of the link partner's EEE advertisement register. The following table shows the bit assignments for the EEE advertisement register.

TABLE 6-60: EEE ADVERTISEMENT, ADDRESS 7.61

Bit	Name	Access	Description
15:2	Reserved	RO	Reserved.
1	100BASE-TX EEE	RO	1: Link partner is advertising EEE capability for 100BASE-TX. 0: Link partner is not advertising EEE capability for 100BASE-TX.
0	Reserved	RO	Reserved.

6.6.7 802.3BF REGISTERS

The following table shows the bit assignments for the 802.3bf registers. When the link is down, 0 is the value returned. 1.1801 would be device address of 1 and register address of 1801.

TABLE 6-61: 802.3BF REGISTERS

Register	Name	Function
1.1800	PMA/PMD Time Sync capable	1: PMA/PMD Time Sync Tx capable. 0: PMA/PMD Time Sync Rx capable.
1.1801	PMA/PMD delay Tx max	Tx maximum delay through PHY (PMA/PMD/PCS).
1.1803	PMA/PMD delay Tx min	Tx minimum delay through PHY (PMA/PMD/PCS).
1.1805	PMA/PMD delay Rx max	Rx maximum delay through PHY (PMA/PMD/PCS).
1.1807	PMA/PMD delay Rx min	Rx minimum delay through PHY (PMA/PMD/PCS).

7.0 DESIGN CONSIDERATIONS

This section provides information about design considerations for the VSC8540RT device.

7.1 Link status LED remains on while COMA_MODE pin is asserted high

When the COMA_MODE is asserted high, the link status LED may not deactivate unless the media cable is disconnected from the device.

While using COMA_MODE, link status should be verified using status registers rather than LED indicators.

7.2 10BASE-T signal amplitude

10BASE-T signal amplitude can be lower than the minimum specified in IEEE 802.3 paragraph 14.3.1.2.1 (2.2V) at low supply voltages. Additionally, associated templates may be marginal or have failures.

This issue is not estimated to present any system-level impact. Performance is not impaired with cables up to 130 m with various link partners.

7.3 Receive error counter only clears when NRESET applied in RMII mode

When operating in RMII MAC interface mode, the receive error counter of register 19 ([Table 6-16](#)) does not clear upon read-back or software reset of the device. The only way to clear this register while in RMII mode is to assert the NRESET pin of the device.

The receive error counter at register address 19 operates normally in MAC interface modes other than RMII.

7.4 Anomalous PCS error Indications in Energy Efficient Ethernet Mode

When a port is processing traffic with EEE enabled on the link, certain PCS errors (such as false carriers, spurious start-of-stream detection, and idle errors) and EEE wake errors may occur. There is no effect on traffic bit error rate for cable lengths up to 75 meters, and minor packet loss may occur on links longer than 75 meters.

Regardless of cable length, some error indications should not be used while EEE is enabled. These error indications include false carrier interrupts ([Section 6.2.20, "Interrupt Status"](#), bit 3), receive error interrupts ([Section 6.2.20, "Interrupt Status"](#), bit 0), and EEE wake error interrupts.

Contact Microchip for a script that needs to be applied during system initialization if EEE will be enabled.

7.5 Half-duplex operation in RGMII MAC interface mode

CRS encoding used in RGMII MAC interface mode is missing the following cases:

- Carrier Sense code
- Carrier Extend code
- Carrier Extend Error code

For the corresponding requirements, see the RGMII standard ("Allowable Encoding of RXD, RXDV, and RXERR"). As a result, Carrier Sense will not be indicated to the local MAC host in any of the conditions listed above. Half-duplex configurations will operate with degraded performance and it is not recommended to use the PHY in this mode with an RGMII MAC.

8.0 ELECTRICAL SPECIFICATIONS

This section provides the absolute maximum ratings, recommended operating conditions, DC characteristics and AC characteristics for the VSC8540RT device

8.1 Absolute Maximum Ratings

The following table lists the absolute maximum ratings.

TABLE 8-1: ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Min	Max	Unit	
Storage temperature:	T _S				*Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Hermetic package CQFP68		–60	150	°C	
Plastic package QFN68		IPC/JEDEC J-STD-033			
Power supply voltage for core supply	V _{DD1}	–0.3	1.10	V	
Power supply voltage for analog circuits	V _{DD1A}	–0.3	1.10	V	
Power supply voltage for analog circuits	V _{DD25A}	–0.3	2.75	V	
Power supply voltage for digital I/O	V _{DDMAC} , V _{DDIO} , V _{DDM-DIO}	–0.3	3.6	V	
Maximum Junction Temperature	T _j Max	—	175	°C	
Input voltage for digital I/O (3.3V)			3.6	V	
Input voltage for digital I/O (2.5V)			3.3	V	
Electrostatic discharge voltage, charged device model (CQFP68)	V _{ESD_CDM}	500 ¹		V	
Electrostatic discharge voltage, charged device model (VQFN68)	V _{ESD_CDM}	1000 ²		V	
Electrostatic discharge voltage, human body model	V _{ESD_HBM}	2000 ³		V	

- 1: This device has completed all the required testing in the ANSI/ESDA/JEDEC standard JS-002, Electrostatic Discharge (ESD) Sensitivity Testing, Charged Device Model (CDM), and complies with a Class C2a rating. The definition of Class C2a is any part that passes an ESD pulse of 500V, but fails an ESD pulse of 750 V.
- 2: This device has completed all the required testing in the JEDEC standard JESD22-C101, ESD Sensitivity Testing, CDM, and complies with a Class C4 rating. The definition of Class C4 is any part that passes an ESD pulse of 1000V.
- 3: This device has completed all required testing as specified in the ANSI/ESDA/JEDEC standard JS-001, ESD Sensitivity Testing, Human Body Model (HBM), and complies with a Class 2 rating. The definition of Class 2 is any part that passes an ESD pulse of 2000V, but fails an ESD pulse of 4000V.

Warning This device can be damaged by electrostatic discharge (ESD) voltage. Microchip recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures may adversely affect reliability of the device.

8.2 Recommended Operating Conditions

The following table lists the recommended operating conditions.

TABLE 8-2: RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Power supply voltage for core supply	V_{DD1}	0.95	1.00	1.05	V
Power supply voltage for analog circuits	V_{DD1A}	0.95	1.00	1.05	V
2.5V power supply voltage for analog circuits	V_{DD25A}	2.38	2.5	2.62	V

VSC8540RT

TABLE 8-2: RECOMMENDED OPERATING CONDITIONS (CONTINUED)

Parameter	Symbol	Minimum	Typical	Maximum	Unit
2.5V power supply voltage for VDDMAC, VDDIO, and VDDMDIO	V ₂₅	2.38	2.5	2.62	V
3.3V power supply voltage for VDDMAC, VDDIO, and VDDMDIO	V ₃₃	3.135	3.3	3.465	V
1.8V power supply voltage for VDDMAC and VDDMDIO	V ₁₈	1.71	1.8	1.89	V
1.5V power supply voltage for VDDMAC and VDDMDIO	V ₁₅	1.425	1.5	1.575	V
1.2V power supply voltage for VDDMDIO	V ₁₂	1.14	1.2	1.26	V
VSC8540RT ambient operating temperature	T _a	–55		+125	°C

8.3 DC Characteristics

The following sections discuss DC characteristics.

8.3.1 VDDMAC, VDDIO, AND VDDMDIO (2.5V)

The following table shows the DC specifications for the pins referenced to VDDMAC, VDDIO, and VDDMDIO when it is set to 2.5V. The specifications listed in the following table are valid only when VDD1 = 1.0V, VDD1A = 1.0V, and VDD25A = 2.5V.

TABLE 8-3: VDDMAC, VDDIO, AND VDDMDIO (2.5 V) DC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Output high voltage	V _{OH}	2.0			V	I _{OH} = –1.0 mA
Output low voltage	V _{OL}			0.4	V	I _{OL} = 1.0 mA
Input high voltage	V _{IH}	1.85		3.6	V	
Input high voltage	V _{IH}	1.85		3.1	V	SMI pins (MDC, MDIO)
Input high voltage	V _{IH}	1.85		2.75	V	VDDMAC-referenced pins
Input low voltage	V _{IL}	–0.3		0.7	V	
Input leakage current	I _{I LEAK}	–85		85	μA	Internal resistor included
Output leakage current	I _{O LEAK}	–85		85	μA	Internal resistor included

8.3.2 VDDMAC, VDDIO, AND VDDMDIO (3.3V)

The following table shows the DC specifications for the pins referenced to VDDMAC, VDDIO, and VDDMDIO when it is set to 3.3V. The specifications listed in the following table are valid only when VDD1 = 1.0V, VDD1A = 1.0V, and VDD25A = 2.5V.

TABLE 8-4: VDDMAC, VDDIO, AND VDDMDIO (3.3 V) DC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Output high voltage	V _{OH}	2.6			V	I _{OH} = –1.0 mA
Output low voltage	V _{OL}			0.4	V	I _{OL} = 1.0 mA
Input high voltage	V _{IH}	2.25		3.6	V	
Input low voltage	V _{IL}	–0.3		0.8	V	
Input leakage current	I _{I LEAK}	–135		135	μA	Internal resistor included
Output leakage current	I _{O LEAK}	–135		135	μA	Internal resistor included

8.3.3 VDDMAC AND VDDMDIO (1.5V)

The following table shows the DC specifications for the pins referenced to VDDMAC and VDDMDIO when it is set to 1.5V. The specifications listed in the following table are valid only when VDD1 = 1.0V, VDD1A = 1.0V, VDD25A = 2.5V, and VDDIO = 2.5V or 3.3V.

TABLE 8-5: VDDMAC AND VDDMDIO DC CHARACTERISTICS (1.5 V)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Output high voltage	V _{OH}	1.2			V	I _{OH} = -1 mA
Output low voltage	V _{OL}			0.25	V	I _{OL} = 1 mA
Input high voltage	V _{IH}	1.13		1.87	V	VDDMDIO-referenced pins
Input high voltage	V _{IH}	1.13		1.65	V	VDDMAC-referenced pins
Input low voltage	V _{IL}	-0.375		0.45	V	
Input leakage current	I _{I LEAK}	-40		40	μA	Internal resistor included
Output leakage current	I _{O LEAK}	-40		40	μA	Internal resistor included

8.3.4 VDDMAC AND VDDMDIO (1.8V)

The following table shows the DC specifications for the pins references to VDDMAC and VDDMDIO when it is set to 1.8V. The specifications listed in the following table are valid only when VDD1 = 1.0V, VDD1A = 1.0V, VDD25A = 2.5V, and VDDIO = 2.5V or 3.3V.

TABLE 8-6: VDDMAC AND VDDMDIO DC CHARACTERISTICS (1.8 V)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Output high voltage	V _{OH}	1.43			V	I _{OH} = -1 mA
Output low voltage	V _{OL}			0.3	V	I _{OL} = 1 mA
Input high voltage	V _{IH}	1.35		2.25	V	VDDMDIO-referenced pins
Input high voltage	V _{IH}	1.35		1.98	V	VDDMAC-referenced pins
Input low voltage	V _{IL}	-0.45		0.54	V	
Input leakage current	I _{I LEAK}	-48		48	μA	Internal resistor included
Output leakage current	I _{O LEAK}	-48		48	μA	Internal resistor included

8.3.5 VDDMDIO (1.2V)

The following table shows the DC specifications for the pins referenced to VDDMDIO when it is set to 1.2V. The specifications listed in the following table are valid only when VDD1 = 1.0V, VDD1A = 1.0V, and VDD25A = 2.5V.

TABLE 8-7: VDDMDIO DC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Output high voltage	V _{OH}	0.95			V	I _{OH} = -1 mA
Output low voltage	V _{OL}			0.2	V	I _{OL} = 1 mA
Input high voltage	V _{IH}	0.9		1.5	V	
Input low voltage	V _{IL}	-0.3		0.36	V	
Input leakage current	I _{I LEAK}	-32		32	μA	Internal resistor included
Output leakage current	I _{O LEAK}	-32		32	μA	Internal resistor included

8.3.6 XTAL1

The following table shows the DC specifications for the XTAL1 pin referenced to VDD25A. The specifications listed in the following table are valid only when VDD1 = 1.0V, VDD1A = 1.0V, and the on-chip oscillator is turned off.

TABLE 8-8: XTAL1 DC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Input high voltage	V _{IH}	1.85		2.75	V

VSC8540RT

TABLE 8-8: XTAL1 DC CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Input low voltage	V_{IL}	-0.3		0.7	V
Input leakage current	I_{ILEAK}	-85		85	μA
Output leakage current	I_{OLEAK}	-85		85	μA

8.3.7 LED

The following table shows the DC specifications for the LED pins.

TABLE 8-9: LED DC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Output high current drive strength	I_{OH}			-24	mA
Output low current drive strength	I_{OL}	24			mA

8.3.8 INTERNAL PULL-UP OR PULL-DOWN RESISTORS

Internal pull-up or pull-down resistors are specified in the following table. All internal pull-up resistors are connected to their respective I/O supply.

TABLE 8-10: INTERNAL PULL-UP OR PULL-DOWN RESISTORS (MII/RGMII/RMII INTERFACE)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Internal pull-down resistor	R_{PD}	31	46	72	$k\Omega$	3.3V
Internal pull-down resistor	R_{PD}	38	59	96	$k\Omega$	2.5V
Internal pull-down resistor	R_{PD}	57	91	155	$k\Omega$	1.8V
Internal pull-down resistor	R_{PD}	78	125	220	$k\Omega$	1.5V

TABLE 8-11: INTERNAL PULL-UP OR PULL-DOWN RESISTORS (OTHER I/OS)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Internal pull-up resistor	R_{PU}	26	39	64	$k\Omega$	3.3V
Internal pull-down resistor	R_{PD}	26	45	79	$k\Omega$	3.3V
Internal pull-up resistor	R_{PU}	33	53	93	$k\Omega$	2.5V
Internal pull-down resistor	R_{PD}	34	58	108	$k\Omega$	2.5V

8.3.9 CURRENT CONSUMPTION

The following table shows the measured current consumption values for each mode of operation.

Note: VDDMAC currents at 1.5V and 1.8V are measured with an edge rate setting of 111. Currents at 2.5V and 3.3V are measured with an edge rate setting of 100.

TABLE 8-12: CURRENT CONSUMPTION

Mode	Typical (mA)				Maximum (mA)			
	VDD1	VDD1A	VDD25A	VDDIO/VDDMDIO	VDD1	VDD1A	VDD25A	VDDIO/VDDMDIO
Reset	8	1	1	1	24	4	1	1
Power Down	13	15	12	1	31	20	13	1
ActiPHY	14	15	18	1	32	20	21	1
No Link	22	16	52	1	42	22	59	1
100BASE-TX	28	16	92	1	48	22	105	1
10BASE-T	16	16	66	1	34	21	73	1
100BASE-TX EEE	16	17	66	1	35	22	75	1

TABLE 8-12: CURRENT CONSUMPTION (CONTINUED)

Mode	Typical (mA)				Maximum (mA)			
	VDD1	VDD1A	VDD25A	VDDIO/VDDMDIO	VDD1	VDD1A	VDD25A	VDDIO/VDDMDIO
10BASE-Te	16	16	64	1	34	21	73	1

TABLE 8-13: CURRENT CONSUMPTION (VDDMAC)

Mode	Typical (mA) VDDMAC (Nominal, room temp)				Maximum (mA) VDDMAC (Vdd max, Tamb = 125 °C)			
	1.5V	1.8V	2.5V	3.3V	1.575V	1.89V	2.62V	
Reset	< 1	< 1	< 1	1	< 1	< 1	< 1	< 1
Power Down	< 1 ¹	< 1 ¹	< 1 ¹	1 ¹	6 ^{†2}	7 ²	10 ²	13 ²
ActiPHY	< 1 ¹	1 ¹	1 ¹	1 ¹	7 ²	8 ²	11 ²	14 ²
No Link	< 1 ¹	1 ¹	1 ¹	1 ¹	< 1 ¹	1 ¹	1 ¹	1 ¹
MII(100BASE-TX)	6	7	10	12	7	8	11	15
MII(10BASE-T/Te)	1	2	3	3	2	2	3	4
RGMII (100BASE-TX)	5	6	8	10	6	7	10	12
RGMII (10BASE-T/Te)	1	1	2	2	1	2	2	3
RMII (100BASE-TX)	8	10	14	16	9	11	15	22
RMII (10BASE-T/Te)	6	7	10	12	7	8	11	14

1. GMII/MII/RMII

†2. RGMII

TABLE 8-14: POWER CONSUMPTION


Parameter	Symbol	Typical	Maximum	Unit
Worst-case power consumption	P _D		400	mW

8.3.10 THERMAL DIODE

The device includes an on-die diode and internal circuitry for monitoring die temperature (junction temperature). The operation and accuracy of the diode is not guaranteed and should only be used as a reference.

The on-die thermal diode requires an external thermal sensor, located on the board or in a stand-alone measurement kit. Temperature measurement using a thermal diode is very sensitive to noise. The following illustration shows a generic application design.

FIGURE 8-1: THERMAL DIODE



Note: Microchip does not support or recommend operation of the thermal diode under reverse bias.

VSC8540RT

The following table provides the diode parameter and interface specifications with the pins connected internally to VSS in the device.

TABLE 8-15: THERMAL DIODE PARAMETERS

Parameter	Symbol	Typical	Maximum	Unit
Forward bias current	I_{FW}	See note ¹	1	mA
Diode ideality factor	n	1.008		

1. Typical value is device dependent.

The ideality factor, n, represents the deviation from ideal diode behavior as exemplified by the diode equation:

$$I_{FW} = I_S(e^{(qV_D)/(nkT)} - 1)$$

where, I_S = saturation current, q = electronic charge, V_D = voltage across the diode, k = Boltzmann constant, and T = absolute temperature (Kelvin).

8.4 AC Characteristics

The following sections discuss AC characteristics.

8.4.1 REFERENCE CLOCK

The following table lists the AC specifications for the REFCLK reference clock.

TABLE 8-16: REFCLK

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
REFCLK frequency, REFCLK_SEL[1:0]= 11	f	–100 ppm	125	100 ppm	MHz	
REFCLK frequency, REFCLK_SEL[1:0]= 10	f	–100 ppm	50	100 ppm	MHz	
REFCLK frequency, REFCLK_SEL[1:0]= 01	f	–100 ppm	25	100 ppm	MHz	
Rise time and fall time	t_R, t_F			1.5	ns	20% to 80%, 5.1 pF load
Duty cycle		45		55	%	
Phase jitter—Gaussian				4	ps _{RMS}	Bandwidth from 10 kHz to 10 MHz
Total jitter, peak-to-peak				200	ps _{PP}	10K samples.

8.4.1.1 XTAL Reference Clock

When using the 25 MHz crystal clock input option (REFCLK_SEL[1:0] = 00), the additional specifications listed in the following table are required.

TABLE 8-17: XTAL REFCLK

Parameter	Symbol	Minimum	Typical	Maximum	Unit
CL ¹		8			pF
Crystal ESR				60	Ω

$$1. \quad CL = \frac{C1_{EXT} \times C2_{EXT}}{C1_{EXT} + C2_{EXT}}$$

where

$$C1_{EXT} = C1 + CIN_{EXT}$$

$$C2_{EXT} = C2 + COUT_{EXT}$$

CIN_{EXT} represents input (XTAL1) I/O, bond pad, package pin, and routing parasitic capacitance

and $COUT_{EXT}$ represents output (XTAL2) I/O, bond pad, package pin, and routing parasitic capacitance.

For a reference tank circuit, see [Figure 5-8](#).

8.4.2 RECOVERED CLOCK


This section provides the AC characteristics for the recovered clock output signal. The following table shows the AC specifications for the RCVRD_CLK output.

TABLE 8-18: RECOVERED CLOCK AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Recovered clock frequency	f		125		MHz	
Recovered clock frequency	f		31.25		MHz	
Recovered clock frequency	f		25		MHz	
Recovered clock cycle time	t_{RCYC}		8		ns	
Recovered clock cycle time	t_{RCYC}		32		ns	
Recovered clock cycle time	t_{RCYC}		40		ns	
Frequency stability	$f_{STABILITY}$			50	ppm	
Duty cycle	DC	40	50	60	%	
Clock rise time and fall time	t_R, t_F			1.2	ns	20% to 80%
Peak-to-peak jitter, copper media interface	JPP_{CLK_Cu}			400	ps	10k samples.

The following illustration shows the test circuit for the CLKOUT, RCVRD_CLK, and RMII_CLKOUT outputs.

FIGURE 8-2: TEST CIRCUIT FOR RECOVERED CLOCK OUTPUTS SIGNAL



8.4.3 CLKOUT

This section provides the AC characteristics for the CLKOUT signal.

The following table shows the AC specifications for the CLKOUT output.

TABLE 8-19: CLKOUT AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
CLKOUT frequency	f		125		MHz	
CLKOUT frequency	f		50		MHz	

TABLE 8-19: CLKOUT AC CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
CLKOUT frequency	f		25		MHz	
CLKOUT cycle time	t_{COCYC}		8		ns	
CLKOUT cycle time	t_{COCYC}		20		ns	
CLKOUT cycle time	t_{COCYC}		40		ns	
Frequency stability	$f_{STABILITY}$			5	ppm	Relative to device REFCLK frequency
Duty cycle	DC	40	50	60	%	CLKOUT at 25 MHz and 125 MHz
Duty cycle	DC	35	50	75	%	CLKOUT at 50 MHz
Clock rise time and fall time	t_R, t_F			1.5	ns	20% to 80%
Peak-to-peak jitter	$JPP_{CLK-OUT}$			700	ps	10 k samples

8.4.4 RMII_CLKOUT

This section provides the AC characteristics for the RMII_CLKOUT signal.

Note: The RMII_CLKOUT signal is provided on the RX_CLK pin (see [Table 5-3](#)) when the device is operating in RMII mode.

The following table shows the AC specifications for RMII_CLKOUT.

TABLE 8-20: RMII_CLKOUT AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
RMII_CLKOUT frequency	f		50		MHz
RMII_CLKOUT duty cycle	DC	35		65	%
RMII_CLKOUT rise time	t_R			1	ns
RMII_CLKOUT fall time	t_F			1	ns


8.4.5 BASIC SERIAL LEDS

This section contains the AC specifications for the basic serial LEDs.

TABLE 8-21: BASIC SERIAL LEDS AC CHARACTERISTICS

Parameter	Symbol	Typical	Unit
LED_CLK cycle time	t_{CYC}	1024	ns
Pause between LED port sequences	t_{PAUSE_PORT}	3072	ns
Pause between LED bit sequences	t_{PAUSE_BIT}	25.541632	ms
LED_CLK to LED_DATA	t_{CO}	1	ns

FIGURE 8-3: BASIC SERIAL LED TIMING



8.4.6 RMII AC CHARACTERISTICS

The following table lists the characteristics when using the device in RMII mode.

TABLE 8-22: RMII AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
TXD[1:0], TX_EN data setup to RMII_-CLKIN rising edge	T_{SU}	4			ns
TXD[1:0], TX_EN data hold from RMII_-CLKIN rising edge	T_{HOLD}	2			ns
RXD[1:0], CRS_DV, and RX_ER output delay from RMII_CLKIN rising edge	T_{DELAY}		13.5		ns


8.4.7 MII RECEIVE

The following table lists the characteristics when using the device in MII receive mode. For information about the MII receive timing, see the following figure

TABLE 8-23: MII RECEIVE AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
RX_CLK to RXD[3:0], RX_DV, RX_ER delay	t_{DELAY}	10		30	ns
RX_CLK duty cycle	DC	35		65	%

FIGURE 8-4: MII RECEIVE TIMING



8.4.8 MII TRANSMIT


The following table lists the characteristics when using the device in MII transmit mode. For information about the MII transmit timing, see the following figure.

TABLE 8-24: MII TRANSMIT AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Setup to MII_TXCLK rising	t_{SU}	15			ns	
Hold from MII_TXCLK rising	t_H	0			ns	Measured from 0.8V to 2.0V, VDDMAC = 2.5V and 3.3V

VSC8540RT

FIGURE 8-5: MII RECEIVE TIMING



8.4.9 UNCOMPENSATED RGMII


The following table lists the characteristics when using the device in RGMII uncompensated mode. For more information about the RGMII uncompensated timing, see [Figure 8-6](#).

TABLE 8-25: UNCOMPENSATED RGMII AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Clock frequency	f_{CLK}		25 2.5		MHz	100BASE-TX operation 10BASE-T operation
Duty cycle	DC	40	50	60	%	
Data to clock output skew (at Transmitter) ¹	t_{SKEWT}	-500		500	ps	
Data to clock output skew (at Receiver) ¹	t_{SKEWR}	1	1.8	2.6	ns	
TX_CLK switching threshold	V_{THRESH}		0.75 0.90 1.25 1.65		V	VDDMAC = 1.5V VDDMAC = 1.8V VDDMAC = 2.5 VDDMAC = 3.3V
Clock/data output rise and fall times	t_R, t_F			0.75	ns	VDDMAC = 1.5V, 27E2.7:5 = 111
						VDDMAC = 1.8V, 27E2.7:5 = 111
						VDDMAC = 2.5V, 27E2.7:5 = 100
						VDDMAC = 3.3V, 27E2.7:5 = 100

1. When operating in uncompensated mode, the PC board design requires a clock to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.

FIGURE 8-6: UNCOMPENSATED RGMII TIMING



8.4.10 COMPENSATED RGMII

The following table lists the characteristics when using the device in RGMII compensated mode.

TABLE 8-26: PHY INPUT (GTX_CLK DELAY WHEN REGISTER 20E2.[2:0]=011'B)

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Data to clock setup (TX_CLK delay = 011'b)	$t_{\text{SETUP T}}$	-1.0			ns
Clock to data hold (TX_CLK delay = 011'b)	$t_{\text{HOLD T}}$	2.8			ns

VSC8540RT

FIGURE 8-7: COMPENSATED INPUT RGMII TIMING





TABLE 8-27: PHY OUTPUT (RX_CLK DELAY WHEN REGISTER 20E2.[6:4]=100'B)

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Data to clock setup (RX_CLK delay = 100'b)	t_{SETUP_R}	1.4	2.0		ns
Clock to data hold (RX_CLK delay = 100'b)	t_{HOLD_R}	1.5	2.0		ns

FIGURE 8-8: COMPENSATED OUTPUT RGMII TIMING



8.4.11 START OF FRAME INDICATION

This section contains the AC specifications for the SOF indication signals.

TABLE 8-28: START OF FRAME INDICATION AC CHARACTERISTICS


Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
TX_SOF_CLK/ RX_SOF_CLK frequency	f_{FREQ}	125 - 100 ppm	125	125 + 100 ppm	MHz	
TX_SOF_CLK/ RX_SOF_CLK stability	$f_{\text{STABILITY}}$			1.75	ppm	
TX_SOF_CLK/ RX_SOF_CLK duty cycle	DC	40		60	%	
TX_SOF_CLK/ RX_SOF_CLK peak-to-peak jitter	$J_{\text{PP_CLK_SOF}}$			350	ps	10 k samples
TX_SOF_CLK/ RX_SOF_CLK rise time	t_R			0.9	ns	20% to 80%
TX_SOF_CLK/ RX_SOF_CLK fall time	t_F			0.9	ns	20% to 80%
Data to clock output skew (at PHY) RX_SOF_CLK to RX_SOF	$t_{\text{SKEW_RX_SOF}}$	700		1100	ps	

TABLE 8-28: START OF FRAME INDICATION AC CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Data to clock output skew (at PHY) TX_SOF_CLK to TX_SOF	$t_{\text{SKEW_TX_SOF}}$	450		850	ps	

The following illustration shows the SOF indication timing.

FIGURE 8-9: SOF INDICATION TIMING



8.4.12 SERIAL MANAGEMENT INTERFACE


This section contains the AC specifications for the serial management interface (SMI).

TABLE 8-29: SERIAL MANAGEMENT INTERFACE AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
MDC frequency ¹	f_{CLK}		2.5	12.5	MHz	
MDC cycle time	t_{CYC}	80	400		ns	
MDC time high	t_{WH}	20	50		ns	
MDC time low	t_{WL}	20	50		ns	
Setup to MDC rising	t_{SU}	10			ns	
Hold from MDC rising	t_{H}	14			ns	
MDC rise time	t_{R}			100 $t_{\text{CYC}} \times 10\%^1$	ns	$f_{\text{CLK}} < 1$ MHz f_{CLK} from 1 MHz to 12.5 MHz
MDC fall time	t_{F}			100 $t_{\text{CYC}} \times 10\%^1$	ns	$f_{\text{CLK}} < 1$ MHz f_{CLK} from 1 MHz to 12.5 MHz
MDC to MDIO valid	t_{CO}		10	300	ns	Time-dependent on the value of the external pull-up resistor on the MDIO pin

1. For f_{CLK} above 1 MHz, the maximum rise time and fall time is in relation to the frequency of the MDC clock period. For example, if f_{CLK} is 2 MHz, the maximum clock rise time and fall time is 50 ns.

FIGURE 8-10: SERIAL MANAGEMENT INTERFACE TIMING



8.4.13 RESET TIMING

This section contains the AC specifications that apply to device reset functionality. The signal applied to the NRESET input must comply with the specifications listed in the following table.

TABLE 8-30: RESET TIMING AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
NRESET assertion time after power supplies and clock stabilize	t_W	2			ms
Recovery time from reset inactive to device fully active	t_{REC}			15	ms
NRESET pulse width	$t_{W(RL)}$	100			ns
Wait time between NRESET de-assert and access of the SMI interface	t_{WAIT}	15			ms

9.0 PACKAGE INFORMATION

The following sections discuss package related information.

9.1 68-Pin Plastic Very Small Quad Flat No-leads


The package is a lead-free (Pb-free), 68-pin, plastic very small quad flat no-lead (VQFN) package with an exposed pad, 8 mm × 8 mm body size, 0.4 mm pin pitch, and 0.9 mm maximum height. The plastic mold compound is screened to be low Alpha.

It complies with the temperatures and profiles defined in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.

VSC8540RT

FIGURE 9-1: 68-PIN VQFN PACKAGE DRAWING

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>.



Notes

1. All dimensions and tolerances are in millimeters (mm).
2. Dimension b applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
3. Maximum package warpage is 0.08 mm.

Dimensions and Tolerances

Reference	Minimum	Nominal	Maximum
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.203 Ref	
D		8.00 BSC	
D1	5.10	5.20	5.30
E		8.00 BSC	
E1	5.10	5.20	5.30
K		1.00 Ref	
e		0.40 BSC	
L	0.30	0.40	0.50
b	0.15	0.20	0.25

9.1.1 MARKING

Top marking follows the example shown below:



Where:

Line 1 = Microchip Logo and lead content information

Line 2 = Device Name

Line 3 = Traceability Code

Line 4 = Serialization (SP only)

9.1.2 THERMAL SPECIFICATIONS

Thermal specifications for this device are based on the JEDEC JESD51 family of documents. These documents are available on the JEDEC website at www.jedec.org. The thermal specifications are modeled using a four-layer test board with two signal layers, a power plane, and a ground plane (2s2p PCB). For more information about the thermal measurement method used for this device, see the JESD51-1 standard.

TABLE 9-1: THERMAL RESISTANCES

Symbol	°C/W	Parameter
θ_{JB}	5.6	Die junction to printed circuit board (vacuum environment)
θ_{JA}	26.6	Die junction to ambient (air environment)
θ_{JMA} at 1 m/s	20.0	Die junction to moving air measured at an air speed of 1 m/s
θ_{JMA} at 2 m/s	19.0	Die junction to moving air measured at an air speed of 2 m/s

To achieve results similar to the modeled thermal measurements, the guidelines for board design described in the JESD51 family of publications must be applied. For information about applications using VQFN packages, see the following:

- JESD51-2A, *Integrated Circuits Thermal Test Method Environmental Conditions, Natural Convection (Still Air)*
- JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions, Forced Convection (Moving Air)*
- JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions, Junction-to-Board*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leadless Surface Mount Packages*
- JESD51-5, *Extension of Thermal Test Board Standards for Packages with Direct Thermal Attachment Mechanisms*

9.1.3 MOISTURE SENSITIVITY

This device is rated moisture sensitivity level 3 or better as specified in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.

9.2 68-Pin Ceramic Quad Flat Package

The package is a lead-free (Pb-free), 68-pin, Ceramic Quad Flat Package (CQFP) with a heat slug, 13.05 mm × 13.05 mm body size, 0.635 mm pin pitch and 3.68 mm maximum height.

The heat slug used for ground has the same size as the exposed pad of the VQFN68.

The package lid is connected to ground.

9.2.1 MARKING

Top marking follows the example shown below:



Where:

Line 1 = Microchip Logo

Line 2 & 3 = Device Name

Line 4 = Lot Reference Number

Line 5 = Date Code (YYWW), Location Code

Line 6 = Serialization

9.2.2 THERMAL SPECIFICATIONS

TABLE 9-2: THERMAL RESISTANCES

Symbol	°C/W	Parameter
θ_{JB}	19.5	Die junction to printed circuit board (vacuum environment)

9.2.3 SOLDERING PROFILE

Please refer to the device's Qualpack document, which is available upon request from your Microchip Technology sales office

9.2.4 PACKAGING RESOURCES

Land Pattern Definition. Refer to the IPC Standard: IPC-7351B (Generic Requirements for Surface Mount Design and Land Pattern Standards) <https://shop.ipc.org>.

APPENDIX A: REVISION HISTORY

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the oldest publication.

A.1 Rev. F - 10/2025

The following is a list of changes made in this revision:

- Added a new ordering code in the Ordering Information table. See [Table 4-1](#).
- From the Mode 2 description and a figure, removed the 50 MHz instances. See [Section 5.2.3.2.2, "Mode 2"](#).
- Added the Maximum Junction Temperature in the Absolute Maximum Ratings table. See [Table 8-1](#).
- Replaced the Marking images with the latest changes. See [Section 9.1.1, "Marking"](#) and [Section 9.2.1, "Marking"](#).
- Updated the description in the Marking sections. See [Section 9.1.1, "Marking"](#) and [Section 9.2.1, "Marking"](#).

A.2 Rev. E - 04/2022

In the revision E of the document, updated [Figure 3-1](#).

A.3 Rev. D - 09/2021

The following is a summary of changes in revision D of this document.

- Updated the PIN DIAGRAM image. For more information, see [Figure 3-1](#).
- Updated the table under the section Pins by Function. For more information, see [Table 3-3](#).
- Updated the ORDERING INFORMATION table. For more information, see [Table 4-1](#).
- Added a section in the DESIGN CONSIDERATIONS chapter. For more information, see [Section 7.5, "Half-duplex operation in RGMII MAC interface mode"](#).
- Updated the ABSOLUTE MAXIMUM RATINGS table. For more information, see [Table 8-1](#).

A.4 Rev. C - 10/2020

The following is a summary of changes in revision C of this document.

- Updated the Mode 2 section with external clock frequency values. For more information, see [Section 5.2.3.2.2, "Mode 2"](#).
- Updated the note under the ABSOLUTE MAXIMUM RATINGS table. For more information, see [Table 8-1](#).
- Updated the VOLTAGE MODE LINE DRIVER section with updated figures. For more information, see [Section 5.4.1, "Voltage Mode Line Driver"](#).
- Updated the THERMAL SPECIFICATIONS section. For more information, see [Section 9.1.2, "Thermal Specifications"](#).
- Updated the THERMAL SPECIFICATIONS section. For more information, see [Section 9.2.2, "Thermal Specifications"](#).

A.5 Rev. B - 08/2020

The following is a summary of changes in revision B of this document.

- Updated the operating temperature range and CDM. For more information, see ["Features"](#).
- Updated the introduction paragraph in the Hardware Mode Strapping and PHY Addressing section. For more information, see [Section 5.3, "Hardware Mode Strapping and PHY Addressing"](#).
- Updated the VOLTAGE MODE LINE DRIVER section with updated figures. For more information, see [Section 5.4.1, "Voltage Mode Line Driver"](#).
- Updated the ABSOLUTE MAXIMUM RATINGS table. For more information, see [Table 8-1](#).
- Updated the CURRENT CONSUMPTION and CURRENT CONSUMPTION (VDDMAC) tables. For more information, see [Table 8-12](#).
- Updated the THERMAL SPECIFICATIONS section. For more information, see [Section 9.1.2, "Thermal Specifications"](#).
- Updated the THERMAL SPECIFICATIONS section. For more information, see [Section 9.2.2, "Thermal Specifications"](#).


A.6 Rev. A - 11/2019

Revision Rev A was published in November 2019. It was the first publication of this document.

VSC8540RT

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, for example, on pricing or delivery, refer to the factory or the listed sales office.



MICROCHIP INFORMATION

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks>.

ISBN: 979-8-3371-2242-7

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.