APT12080LVR

1200V 16A 0.800Ω

POWER MOS V®

Power MOS V® is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimizes the JFET effect, increases packing density and reduces the on-resistance. Power MOS V® also achieves faster switching speeds through optimized gate layout.



- **Faster Switching**
- **100% Avalanche Tested**
- **Lower Leakage**
- **Popular TO-264 Package**



MAXIMUM RATINGS All Ratings: T_C = 25°C unless otherwise specified.

Symbol	Parameter	APT12080LVR	UNIT
V_{DSS}	Drain-Source Voltage	1200	Volts
I_D	Continuous Drain Current @ T_C = 25°C	16	Amps
I_{DM}	Pulsed Drain Current ①	64	
V_{GS}	Gate-Source Voltage Continuous	±30	Volts
V_{GSM}	Gate-Source Voltage Transient	±40	
P_D	Total Power Dissipation @ T_C = 25°C	520	Watts
	Linear Derating Factor	4.16	W/°C
T_J,T_{STG}	Operating and Storage Junction Temperature Range	-55 to 150	°C
T_L	Lead Temperature: 0.063" from Case for 10 Sec.	300	
I_{AR}	Avalanche Current ① (Repetitive and Non-Repetitive)	16	Amps
E_{AR}	Repetitive Avalanche Energy ①	50	mJ
E_{AS}	Single Pulse Avalanche Energy ④	2500	

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-Source Breakdown Voltage (V_{GS} = 0V, I_D = 250μA)	1200			Volts
$I_{D(on)}$	On State Drain Current ② ($V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max, V_{GS} = 10V)	16			Amps
$R_{DS(on)}$	Drain-Source On-State Resistance ② (V_{GS} = 10V, 0.5 $I_{D[Cont.]}$)			0.800	Ohms
I_{DSS}	Zero Gate Voltage Drain Current ($V_{DS} = V_{DSS}$, V_{GS} = 0V)			25	μA
	Zero Gate Voltage Drain Current (V_{DS} = 0.8 V_{DSS}, V_{GS} = 0V, T_C = 125°C)			250	
I_{GSS}	Gate-Source Leakage Current (V_{GS} = ±30V, V_{DS} = 0V)			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage ($V_{DS} = V_{GS}$, I_D = 2.5mA)	2		4	Volts

CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

APT Website - http://www.advancedpower.com

USA
405 S.W. Columbia Street **Bend, Oregon 97702-1035** **Phone: (541) 382-8028** **FAX: (541) 388-0364**
EUROPE
Avenue J.F. Kennedy Bât B4 Parc Cadéra Nord **F-33700 Merignac - France** **Phone: (33) 5 57 92 15 15** **FAX: (33) 5 56 47 97 61**

050-5567 Rev B

DYNAMIC CHARACTERISTICS

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C_{iss}	Input Capacitance	V_{GS} = 0V V_{DS} = 25V f = 1 MHz		6500	7800	pF
C_{oss}	Output Capacitance			530	740	
C_{rss}	Reverse Transfer Capacitance			250	375	
Q_g	Total Gate Charge ③	V_{GS} = 10V V_{DD} = 0.5 V_{DSS} I_D = $I_{D[Cont.]}$ @ 25°C		325	485	nC
Q_{gs}	Gate-Source Charge			29	45	
Q_{gd}	Gate-Drain ("Miller") Charge			143	215	
$t_{d(on)}$	Turn-on Delay Time	V_{GS} = 15V V_{DD} = 0.5 V_{DSS} I_D = $I_{D[Cont.]}$ @ 25°C R_G = 0.6Ω		16	32	ns
t_r	Rise Time			12	24	
$t_{d(off)}$	Turn-off Delay Time			59	90	
t_f	Fall Time			12	24	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
I_S	Continuous Source Current (Body Diode)			16	Amps
I_{SM}	Pulsed Source Current ① (Body Diode)			64	
V_{SD}	Diode Forward Voltage ② (V_{GS} = 0V, I_S = -$I_{D[Cont.]}$)			1.3	Volts
t_{rr}	Reverse Recovery Time (I_S = -$I_{D[Cont.]}$, dI_S/dt = 100A/µs)		1080		ns
Q_{rr}	Reverse Recovery Charge (I_S = -$I_{D[Cont.]}$, dI_S/dt = 100A/µs)		22		µC

THERMAL CHARACTERISTICS

Symbol	Characteristic	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to Case			0.24	°C/W
$R_{\theta JA}$	Junction to Ambient			40	

① Repetitive Rating: Pulse width limited by maximum junction temperature.
② Pulse Test: Pulse width < 380 µS, Duty Cycle < 2%
③ See MIL-STD-750 Method 3471
④ Starting T_j = +25°C, L = 19.53mH, R_G = 25Ω, Peak I_L = 16A

APT Reserves the right to change, without notice, the specifications and information contained herein.



FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION



FIGURE 2, TYPICAL OUTPUT CHARACTERISTICS



FIGURE 3, TYPICAL OUTPUT CHARACTERISTICS



FIGURE 4, TYPICAL TRANSFER CHARACTERISTICS



FIGURE 5, R_{DS}(ON) vs DRAIN CURRENT



FIGURE 6, MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE



FIGURE 7, BREAKDOWN VOLTAGE vs TEMPERATURE



FIGURE 8, ON-RESISTANCE vs. TEMPERATURE



FIGURE 9, THRESHOLD VOLTAGE vs TEMPERATURE



FIGURE 10, MAXIMUM SAFE OPERATING AREA



FIGURE 11, TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE



FIGURE 12, GATE CHARGES vs GATE-TO-SOURCE VOLTAGE



FIGURE 13, TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE

TO-264 Package Outline



Dimensions in Millimeters and (Inches)

APT's devices are covered by one or more of the following U.S.patents: 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522 5,262,336
5,256,583 4,748,103 5,283,202 5,231,474 5,434,095 5,528,058