

General

 Vectron® Oscillators	Rev G	Cage Code 00136
--	----------	--------------------

This specification defines the design, assembly, and functional evaluation of high reliability, Space qualified, hybrid clock oscillators produced by Microchip. Devices delivered to this specification represent the standardized Parts, Materials and Processes (PMP) Program developed, implemented, and certified for advanced applications and extended environments.

For more information see [Space Oscillators](#).

For technical support regarding this Hi-Rel Standard, please contact VOP-Support@microchip.com.

Applications Overview

The designs represented by these products were primarily developed for the MIL-Aerospace community. The lesser Design Pedigrees and Screening Options imbedded within DOC206903 bridge the gap between Space and COTS hardware by providing custom hardware with measures of mechanical, assembly and reliability assurance needed for Military or Ruggedized COTS environments.

Table of Contents

General.....	1
Applications Overview.....	1
1. Applicable Documents.....	3
1.1. Specifications and Standards.....	3
2. General Requirements.....	4
2.1. Classification.....	4
2.2. Item Identification.....	4
2.3. Absolute Maximum Ratings.....	4
2.4. Design, Parts, Materials and Processes, Assembly, Inspection and Test.....	4
3. Detail Requirements.....	6
3.1. Components.....	6
3.2. Mechanical.....	7
3.3. Electrical.....	8
3.4. Enable/Disable (E/D).....	8
4. Quality Assurance Provisions and Verification.....	9
4.1. Verification and Test.....	9
4.2. Optional Design, Test and Data Parameters.....	10
4.3. Test Conditions.....	11
4.4. Delta Limit Exception.....	11
4.5. Deliverable Data.....	11
4.6. Discrepant Material.....	11
4.7. Failure Analysis.....	11
5. Preparation for Delivery.....	12
5.1. Packaging.....	12
6. Ordering Information.....	13
6.1. Ordering Part Number.....	13
6.2. Electrical Characteristics and Test Parameters.....	15
7. Recommended Land Patterns.....	24
8. Revision History.....	25
Microchip Information.....	26
Trademarks.....	26
Legal Notice.....	26
Microchip Devices Code Protection Feature.....	26

1. Applicable Documents

1.1. Specifications and Standards

The following specifications and standards form a part of this document to the extent specified herein. The issue currently in effect on the date of quotation will be the product baseline, unless otherwise specified. In the event of conflict between the text of any references cited herein, the text of this document shall take precedence.

Table 1-1. Military

Document	Title
MIL-PRF-55310	Oscillators, Crystal Controlled, General Specification For
MIL-PRF-38534	Hybrid Microcircuits, General Specification For

Table 1-2. Standards

Document	Title
MIL-STD-202	Test Method Standard, Electronic and Electrical Component Parts
MIL-STD-883	Test Methods and Procedures for Microelectronics

Table 1-3. Other

Document	Title
DOC206951	Test Specification, Hybrid Clock, Hi-Rel Standard, LVDS Output
QSP-90100	Quality Systems Manual, Microchip
DOC011627	Identification Common Documents, Materials and Processes, Hi-Rel XO
DOC203982	DPA Specification
QSP-91502	Procedure for Electrostatic Discharge Precautions
DOC208191	Enhanced Element Evaluation for Space Level Hybrid Oscillators
DOC220429	Packaging Standards, Hi-Rel Series

2. General Requirements

2.1. Classification

All devices delivered to this specification are of hybrid technology conforming to Type 1, Class 2 of MIL-PRF-55310 and have a Class 1C ESDS rating per MIL-PRF-38534. Primarily developed as a Class S equivalent specification, options are imbedded within it to also produce Class B, Engineering Model and Ruggedized COTS devices.

2.2. Item Identification

Unique Model Number Series' are utilized to identify device package configurations as listed in [Table 6-1](#).

2.3. Absolute Maximum Ratings

Table 2-1. Absolute Maximum Ratings

Parameter	Value
Supply Voltage Range (V_{CC})	-0.3 Vdc to +4.0 Vdc
Storage Temperature Range (T_{STG})	-65 °C to +125 °C
Junction Temperature (T_J)	+150 °C
Lead Temperature (soldering, 10 seconds)	+300 °C
Weight	5 grams

2.4. Design, Parts, Materials and Processes, Assembly, Inspection and Test

2.4.1. Design

The ruggedized designs implemented for these devices are proven in military and space applications under extreme environments. Designs utilize 4-point crystal mounting in combination with Established Reliability (MIL-ER) components. When specified, radiation tolerant active devices up to 300 krad (Si) (RHA level F) can be included without altering the device's internal topography.

2.4.1.1. Design and Configuration Stability

Barring changes to improve performance by reselecting passive chip component values to offset component tolerances, there will not be fundamental changes to the design or assembly or parts, materials, and processes after first product delivery of that item without notification.

2.4.1.2. Environmental Integrity

Designs have passed the environmental qualification levels of MIL-PRF-55310. These designs have also passed extended dynamic levels of at least:

- Sine Vibration: MIL-STD-202, Method 204, Condition G (30g pk.)
- Random Vibration: MIL-STD-202, Method 214, Condition II-J (43.92g rms, three-minute duration in each of three mutually perpendicular directions)
- Mechanical Shock: MIL-STD-202, Method 213, Condition F (1500g, 0.5 ms)

2.4.2. Prohibited Parts, Materials and Processes

The items listed are prohibited for use in high reliability devices produced to this specification.

- a. Gold metallization of package elements without a barrier metal.
- b. Zinc chromate as a finish.
- c. Cadmium, zinc, or pure tin external or internal to the device.
- d. Plastic encapsulated semiconductor devices.
- e. Ultrasonically cleaned electronic parts.
- f. Heterojunction Bipolar Transistor (HBT) technology.
- g. 'Getter' materials

2.4.3. Assembly

Manufacturing utilizes standardized procedures, processes, and verification methods to produce MIL-PRF-55310 Class S/MIL-PRF-38534 Class K equivalent devices. MIL-PRF-38534 Group B Option 1 in-line inspection is included on radiation hardened part numbers to further verify lot pedigree. Devices are handled in accordance with Microchip document QSP-91502 (Procedure for Electrostatic Discharge Precautions). Element replacement will be as specified in MIL-PRF-38534, Rev L.

2.4.4. Inspection

The inspection requirements of MIL-PRF-55310 apply to all devices delivered to this document. Inspection conditions and standards are documented in accordance with the Quality Assurance, ISO-9001 and AS9100 derived, System of QSP-90100.

2.4.5. Test

The Screening test matrix in [Table 6-6](#) is tailored for selectable-combination testing to eliminate costs associated with the development/maintenance of device-specific documentation packages while maintaining performance integrity.

2.4.6. Marking

Device marking shall be in accordance with the requirements of MIL-PRF-55310. In addition, when devices are identified with laser marking, the Resistance to Solvents test specified in MIL-PRF-55310 Group C, MIL-PRF-55310 Qualification or MIL-PRF-38534 Group B Inspection will not be performed.

2.4.7. Ruggedized COTS Design Implementation

Design Pedigree "D" devices (see [4.2. Optional Design, Test and Data Parameters](#)) use the same robust designs, component type and construction, found in the other device pedigrees. They do not include the provisions of traceability or the Class-qualified components noted in [2.4.3. Assembly](#) and [3.1. Components](#)

3. Detail Requirements

3.1. Components

3.1.1. Crystals

Cultured quartz crystal resonators are used to provide the selected frequency for the devices. The optional use of Premium Q swept quartz can, because of its processing to remove impurities, be specified to minimize frequency drift when operating in radiation environments. In accordance with MIL-PRF-55310, the manufacturer has a documented crystal element evaluation program.

3.1.2. Passive Components

3.1.2.1. Design Pedigree E

Where available, resistors shall be Established Reliability, Failure Rate R (as a minimum) and capacitors shall be Failure Rate S. Where resistors and capacitors are not available as ER parts, and for all other passive components, the parts shall be from homogeneous manufacturing lots that have successfully completed the Enhanced Element Evaluation of DOC208191 which meets the requirements of MIL-PRF-38534 Revision L for Class K.

3.1.2.2. Design Pedigrees F, V and X

Where available, resistors shall be Established Reliability, Failure Rate R (as a minimum) and capacitors shall be Failure Rate S. Where resistors and capacitors are not available as ER parts, and for all other passive components, the parts shall be from homogeneous manufacturing lots that have successfully completed the Class K Element Evaluation of MIL-PRF-38534 Revision K for Class K.

3.1.2.3. Design Pedigrees B and C

All passive elements shall comply with the Element Evaluation requirements of MIL-PRF-55310 Class B as a minimum.

3.1.2.4. Design Pedigree D

Passive elements will be COTS level or higher.

3.1.2.5. Inductors

When used, inductors may be open construction and may use up to 47-gauge wire.

3.1.3. Microcircuits

3.1.3.1. LVDS Microcircuit

LVDS microcircuit die is sourced in accordance with Standard Microcircuit Drawing 5962F9865104V9A or 5962F9865107V9A, Class V (MIL-PRF-38535) qualified device.

3.1.3.2. Design Pedigree D

Microcircuits can be COTS level or higher.

3.1.4. Semiconductors

3.1.4.1. Design Pedigree E

Semiconductors shall be from homogeneous wafer lots that meet the Enhanced Element Evaluation requirements in DOC208191.

3.1.4.2. Design Pedigree F, V and X

Semiconductors shall be from homogeneous wafer lots that have successfully completed the MIL-PRF-38534, Revision K Lot Acceptance Tests for Class K devices as a minimum.

3.1.4.3. Design Pedigree B and C

Semiconductors are procured from wafer lots that have successfully completed the MIL-PRF-55310 Lot Acceptance Tests for Class B devices as a minimum.

3.1.4.4. Design Pedigree D

Semiconductors can be COTS level or higher.

3.1.5. Radiation

When optionally specified, further testing is performed on the bipolar transistor for radiation hardness assurance up to 300 krad (Si) total ionizing dose (TID) and for Enhanced Element Evaluation as specified in DOC208191. In addition, for frequencies greater than 50 MHz, the bi-polar transistor was tested to an LET greater than 83 MeV-cm²/mg and did not have any transients that perturbed to the differential output of the oscillator. The differential driver circuitry, located after the transistor, was able to mitigate any transients generated as the transients were either too short or non-existent from the transistor. The 04 LVDS output buffer is rated to 1x10¹³ n/cm² Neutron Fluence, SEL immune to 100 MeV-cm²/mg and SET to a threshold of 84.96 MeV-cm²/mg. The 07 LVDS output buffer is SEL immune to 120 MeV-cm²/mg and SET/SEU to a threshold of 67 MeV-cm²/mg.

3.1.6. Packages

Packages are procured that meet the construction, lead materials and finishes as specified in MIL-PRF-55310. All leads are Kovar with gold plating over a nickel underplate. Package lots are evaluated in accordance with the requirements of MIL-PRF-38534. Microchip will not perform Salt Spray testing as part of MIL-PRF-55310 Group C/Qualification. In accordance with MIL-PRF-55310, package evaluation results for salt atmosphere will be substituted for Salt Spray testing during MIL-PRF-55310 Group C/Qualification. In addition, we perform Terminal Strength testing per MIL-STD-202, Method 211, Test Condition C with following exceptions: Load shall be 3 oz ± 0.3 oz, three bends at 90°.

3.1.7. Traceability and Homogeneity

All design pedigrees except option D have active device lots that are traceable to the manufacturer's individual wafer; all other elements and materials are traceable to their manufacturer and incoming inspection lots. Design pedigrees E, F, V, and X have homogeneous material. In addition, swept quartz crystals are traceable to the quartz bar and the processing details of the autoclave lot. A production lot, as defined by Microchip, is all oscillators that have been kitted and built as a single group. The maximum deliverable quantity with a single lot date code is 150 units. Order quantities that exceed 150 units will be delivered in multiple lot date codes with deliveries separated by 3 weeks. If applicable, each production lot will be kitted with homogeneous material which is then allocated across multiple lot date code builds to satisfy the deliverable order quantity. When ordered, Group C Inspection, lot qualifications, and/or DPA will be performed on the first build lot within the production lot unless otherwise stated on the purchase order.

3.2. Mechanical

3.2.1. Package Outline

[Table 6-1](#) links each Hi-Rel Standard Model Number of this specification to a corresponding package style. Mechanical Outline information of each package style is found in the referenced figure.

3.2.2. Thermal Characteristics

The calculated thermal resistance and resulting junction temperature rise is found in [Table 6-4](#).

3.2.3. Lead Forming

When the lead forming option is specified, the applicable leak test specified in screening will be performed after forming.

3.3. Electrical

3.3.1. Input Power

Devices are designed for standard +3.3 Vdc ($\pm 5\%$) volt operation. Current is measured, no load, at maximum rated operating voltage.

3.3.2. Temperature Range

Operating range is $-55\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$.

3.3.3. Frequency Tolerance

Initial accuracy at $+23\text{ }^{\circ}\text{C}$ is ± 15 ppm maximum. Frequency-Temperature Stability is ± 50 ppm maximum from $+23\text{ }^{\circ}\text{C}$ reference. Frequency-Voltage Tolerance is ± 4 ppm maximum.

3.3.4. Frequency Aging

Aging limits, and when tested in accordance with MIL-PRF-55310 Group B inspection, shall not exceed ± 1.5 ppm the first 30 days, ± 5 ppm Year 1 and ± 2 ppm per year thereafter.

3.3.4.1. Frequency Aging Duration Option

For Screening Option S, the Aging test will be terminated after 15 days if the measured aging rate is less than half of the specified aging rate. This is a common method of expediting 30-day Aging without incurring risk to the hardware and used quite successfully for numerous customers. It is based on the 'least squares fit' determinations of MIL-PRF-55310 paragraph 4.8.35. The 'half the time/half the spec' limit is generally conservative as roughly 2/3 of a unit's Aging deviation occurs within that period of time. Microchip's automated aging systems take about 6 data points per day, so a large amount of data is available to do very accurate projections, much more data than what is required by MIL-PRF-55310. The delivered data includes the Aging plots projected to 30 days. If the units do not perform within that limit, then they continue to the full 30-day term. For all other screening options, please make a note on the purchase order if this is an acceptable option as it assists in job planning and minimizes lead time.

3.3.5. Operating Characteristics

Symmetrical square wave limits are dependent on the device frequency and are in accordance with [Table 6-2](#). Waveform measurement points and logic limits are in accordance with [Figure 6-3](#). Start-up time is 10.0 ms maximum.

3.3.6. Output Load

See [Figure 6-4](#).

3.4. Enable/Disable (E/D)

E/D function shall be tested for the applicable model at nominal conditions only. Outputs are enabled when Pin 13 is left floating or 0V to 0.8V is applied. Outputs are disabled when 2.0V to Vcc is applied.

4. Quality Assurance Provisions and Verification

4.1. Verification and Test

Device lots shall be tested prior to delivery in accordance with the applicable Screening Option letter as stated by the 15th character of the part number. [Table 6-6](#) tests are conducted in the order shown and annotated on the appropriate process travelers and data sheets of the governing test procedure. For devices that require Screening Options that include MIL-PRF-55310 Group A testing, the Post-Burn-In Electrical Test and the Group A Electrical Test are combined into one operation.

4.1.1. Screening Options

The Screening Options, by letter, are summarized as:

Table 4-1. Screening Options

Screening Option	Description
A	Modified MIL-PRF-38534 Class K Screening
B	Modified MIL-PRF-55310 Class B Screening & Group A QCI
C	Modified MIL-PRF-55310 (Rev E) Class S Screening & Group A QCI
D	Modified MIL-PRF-38534 Class K Screening & 30-day Aging
E	Modified MIL-PRF-55310 Class B Screening & Groups A & B QCI
F	Modified MIL-PRF-55310 (Rev E) Class S Screening & Groups A & B QCI
G	Modified MIL-PRF-55310 Class B Screening & Post BI Nominal Electricals
S	MIL-PRF-55310 (Rev F) Class S Screening & Groups A & B QCI
X	Engineering Model (EM)

4.2. Optional Design, Test and Data Parameters

The following is a list of design, assembly, inspection, and test options that can be selected or added by purchase order request.

a. Design Pedigree (choose one as the 5th character in the part number):

Table 4-2. Design Pedigree

Design Pedigree	Description
E	Enhanced Element Evaluation, (MIL-PRF-38534 Rev L for Class K components as specified in DOC208191), 300krad die, Premium Q Swept Quartz
F	Hi-Rel design w/ 300krad Class K die, Premium Q Swept Quartz
V	Hi-Rel design w/ 300krad Class K die, Non-Swept Quartz
X	Hi-Rel design w/ Non-Swept Quartz, Class K die
B	Hi-Rel design w/ Premium Q Swept Quartz, Class B die
C	Hi-Rel design w/ Non-Swept Quartz, Class B die
D	Hi-Rel design w/ Non-Swept Quartz and commercial grade components

b. Input Voltage as the 14th character. See [Ordering Part Number](#).

c. Not Used

d. Radiographic Inspection

e. Group C Inspection: In accordance with (IAW) MIL-PRF-55310, Rev E (requires 8 destruct specimens)

f. Group C Inspection: IAW MIL-PRF-55310, Rev F (requires 8 destruct specimens, includes Random Vibration, MIL-STD-883, Method 1014 Leak Test and Life Test)

g. Group C Inspection: IAW MIL-PRF-38534, Table C-Xc, Condition PI (requires 8 destruct specimens – 5 pc. Life, 3 pc. RGA) Subgroup 1 fine leak test to be performed per MIL-STD-202, Method 112, Condition C.

h. Internal Water-Vapor Content (RGA) samples and test performance

i. MTBF Reliability Calculations: IAW MIL-HDBK-217 unless otherwise specified

j. Worst Case Analysis: IAW MIL-HDBK-1547 unless otherwise specified

k. Derating and Thermal Analysis: MIL-HDBK-1547 with Tj Max = +105 °C; Derated Maximum Operating Temp = Tj Max – ΔTj unless otherwise specified

l. Process Identification Documentation (PID)

m. Customer Source Inspection (pre-crystal mount pre-cap, post-crystal mount pre-cap and final). Due to components being mounted underneath the crystal blank, pre-crystal mount pre-cap inspection should be considered.

n. Destruct Physical Analysis (DPA): IAW MIL-STD-1580 with exceptions as specified in Microchip DOC203982. The DPA leak test specified will agree with the screening option selected.

o. Qualification: IAW MIL-PRF-55310, Rev F, Table IV (requires 16 destruct specimens). Includes Group III, SG1 through SG6 only. ESD (SG7) not performed.

p. Qualification: IAW EEE-INST-002, Section C4, Table 3, Level 1 or 2 (requires 11 destruct specimens)

q. High Resolution Digital Pre-Cap Photographs (20 Megapixels minimum)

r. Hot solder dip of leads with Sn63/Pb37 solder prior to shipping.

s. As Designed Parts, Materials and Processes List

4.2.1. NASA EEE-INST-002 Compliance

A combination of Design Pedigree F, Option S Screening, and performance of Qualification per EEE-INST-002, Section C4, Table 3 on 11 destruct specimens, meet the requirements of Level 1 and Level 2 device reliability.

4.3. Test Conditions

Unless otherwise stated herein, inspections are performed in accordance with those specified in MIL-PRF-55310. Process travelers identify the applicable methods, conditions, and procedures to be used. Examples of electrical test procedures that correspond to MIL-PRF-55310 requirements are shown in [Table 6-3](#).

4.4. Delta Limit Exception

When MIL-PRF-55310, Revision F was being reviewed for release by manufacturers and users, Microchip and other organizations recommended that burn-in delta limits not be applied to logic-level measurements due to the inconsistency in attempting to measure small changes in logic levels which inherently have ringing in the signal. This is especially true in higher frequency oscillators measured in automated test systems that are affected by cable length that is not representative of the user's application and contact resistance in test fixtures that do not provide a consistent Vcc or Ground connection. The exact test setup conditions may vary slightly from pre-burn-in to post-burn-in and cause small artificial deltas in logic-level measurements that are not indicative of an issue. Any significant changes in logic levels will be reflected in supply current deltas and/or logic levels that exceed the min/max limits. As a result, we take exception to MIL-PRF-55310, Revision F, Para. 4.4.5 and the delta limit for Output Low Level as specified in 4.4.5(c) shall not be applied to Burn-in PDA.

4.5. Deliverable Data

The manufacturer supplies the following data, as a minimum, with each lot of devices:

- a. As applicable to the Screening Option chosen, completed assembly and screening lot travelers, screening data, including radiographic images, and rework history.
- b. Electrical test variables data, identified by unique serial number.
- c. Special items when required by purchase order such as Group C, DPA, and RGA data. Unless otherwise specified on purchase order, all destruct specimens will be shipped. As delivered, all destruct specimens will be identified by subgroup (if applicable) and packaged separately from flight units.
- d. For Design Pedigrees E, F, V, and X, traceability, component LAT, enclosure LAT, and wafer lot specific RLAT data for non-SMD active devices (if applicable).
- e. Certificate of Conformance.

4.6. Discrepant Material

All MRB authority resides with the procuring activity.

4.7. Failure Analysis

Any failure during Qualification or Group C Inspection will be evaluated for root cause. The customer will be notified after occurrence and upon completion of the evaluation.

5. Preparation for Delivery


5.1. Packaging

Devices will be packaged in a manner that prevents handling and transit damage during shipping. Devices will be handled in accordance with ANSI/ESD S20.20. Devices will be packaged for transport in accordance with DOC220429. Please note that “one unit per package” is available for a fee; however, this service must be requested as part of the official RFQ.

6. Ordering Information

6.1. Ordering Part Number

The ordering part number consists of an alphanumeric string of 15 continuous characters, without spaces.



6.1.1. Model Number

The device model number is the four (4) digit number assigned to a corresponding package and output combination per [Table 6-1](#).

6.1.2. Design Pedigree

Class S designs are identified by the letters "E," "F," "V," or "X," while Class B designs are indicated by either the letter "B" or "C". Ruggedized COTS, which utilize commercial grade components, are designated by the letter "D".

6.1.3. Output Frequency

The nominal output frequency is expressed in the format as specified in MIL-PRF-55310 utilizing eight (8) total characters. (Example: 12 MHz = 12M00000, 156.25 MHz = 156M2500, 200 MHz = 200M0000)

6.1.4. Input Voltage

Voltage is the 14th character, letter “B” represents +3.3V.

6.1.5. Screening Options

The 15th character is the Screening Option selected from [Table 6-6](#).

6.2. Electrical Characteristics and Test Parameters

Optional test and documentation requirements shall be specified by separate purchase order line items (as listed in [4.2. Optional Design, Test and Data Parameters](#)).

Table 6-1. Item Identification and Package Outline

Model #	Package	Output (LVDS)	Mechanical Outline and I/O Connections
1603	16 Lead Flatpack	Single Pair	Figure 6-5
1604	20 Lead Flatpack	Single Pair	Figure 6-6
1606	16 Lead Flatpack	Dual Pairs	Figure 6-5
1608	20 Lead Flatpack	Dual Pairs	Figure 6-6
1616	20 Lead Flatpack	Quad Pairs	Figure 6-6
1619 ¹	16 Lead Flatpack	Single Pair	Figure 6-7
1620 ¹	20 Lead Flatpack	Single Pair	Figure 6-8
1638 ¹	16 Lead Flatpack	Dual Pairs	Figure 6-7
1640 ¹	20 Lead Flatpack	Dual Pairs	Figure 6-8
1680 ¹	20 Lead Flatpack	Quad Pairs	Figure 6-8
Notes:			
1. Models 1619, 1620, 1638, 1640 and 1680 are lead formed versions of Models 1603, 1604, 1606, 1608 and 1616 respectively. See 7. Recommended Land Patterns .			
2. All unassigned pins have no internal connections or ties. We recommend all unassigned pins be tied to ground. Lids are internally tied to case ground.			

Table 6-2. Electrical Performance Characteristics

Parameter	Value
Frequency Range	12 MHz to 200 MHz
Temperature Range	-55 °C to +125 °C
Frequency Tolerance, Initial Accuracy @ +23 °C	±15 ppm max.
Frequency-Temperature Stability from +23 °C ref.	±50 ppm max.
Frequency-Voltage Tolerance	±4 ppm max. (Vcc ± 5%)
Frequency Aging	±1.5 ppm max. 1 st 30 days, ±5 ppm max. Year 1, ±2 ppm max. Year 2+ (Estimated maximum aging for 20 years will be <10 ppm due to the non-linear characteristics of crystal aging)
Start-up Time	10.0 ms max.
Differential Output Voltage VOD	250 mV to 450 mV
Offset Voltage VOS	1.125V to 1.450V

Frequency Range (MHz)	Single Pair Current ² (mA max)	Dual Pairs Current ² (mA max)	Quad Pairs Current ² (mA max)	Rise/Fall Times ¹ (ps max)	Duty Cycle ¹ (%)
12 – 50	15	28	35	500	40 to 60
> 50 – 100	20	30	40	500	40 to 60
> 100 – 160	25	40	45	500	40 to 60
> 160 – 200	30	45	45	500	40 to 60

Notes:

- Waveform measurement points and logic limits are in accordance with [Figure 6-3](#).
- Current measurements are taken with no load at maximum supply voltage.

Table 6-3. Electrical Test Parameters

Operation Listing	Requirements and Conditions ¹
PERFORMED DURING ALL ELECTRICAL TESTS	
Input Current (no load)	MIL-PRF-55310, Para 4.8.5.1
Initial Accuracy at Reference Temperature	MIL-PRF-55310, Para 4.8.6
Output Logic Voltage Levels	MIL-PRF-55310, Para 4.8.21.3
Rise and Fall Times	MIL-PRF-55310, Para 4.8.22
Duty Cycle	MIL-PRF-55310, Para 4.8.23
PERFORMED DURING POST BURN-IN ELECTRICAL ONLY	
Overvoltage Survivability	MIL-PRF-55310, Para 4.8.4 ²
Initial Frequency – Temperature Accuracy	MIL-PRF-55310, Para 4.8.10.1
Frequency – Voltage Tolerance	MIL-PRF-55310, Para 4.8.14
Start-up Time	MIL-PRF-55310, Para 4.8.29
Enable/Disable, when applicable (verify only)	Nominal conditions only (See 3.4. Enable/Disable (E/D))
Notes:	
1. Waveform measurement points and logic limits are in accordance with Figure 6-3.	
2. The overvoltage specified for the LVDS oscillator shall be 3.6V.	

Table 6-4. Typical Thermal Characteristics and Weight

Model #	Typical Thermal Resistance Junction to Case θ_{jc} (°C/W)	Δ Junction Temperature T_j (°C @ maximum power) ¹	Typical Weight (grams)
1603/1606/1619/1638	15.40	2.40	1.5
All Others	16.22	2.53	3.0
Note: The maximum power from Table 6-2 is used to calculate the worst case Δ junction temperature.			

Table 6-5. Typical Jitter Performance

Frequency Range (MHz)	Period Jitter 1 sigma (ps)	Period Jitter peak-to-peak (ps)	Phase Jitter 12 kHz to 20 MHz (ps)
12	3.5	30	2.652
30	3.5	30	0.752
40	3.5	30	0.448
60	3.5	30	0.269
80	3.5	30	0.212
100	2.5	22	0.200
125	2.5	22	0.145
156.25	2.5	22	0.115
200	2.5	22	0.090

Figure 6-1. Typical Phase Noise Performance at 61.380 MHz, Quad Pair




Figure 6-2. Typical Phase Noise Performance at 200.000 MHz, Dual Pair




Table 6-6. Screening Test Matrix

OPN. NO.	Operation Listing	Requirements and Conditions	Option A	Option B	Option C	Option D	Option E	Option F	Option G	Option S	Option X
	SCREENING	MIL Class Similarity (MIL-PRF-55310, Class S/B or MIL-PRF-38534, Class K)	K 100%	B- 100%	S- 100%	K+ 100%	B 100%	S (Rev E) 100%	— 100%	S (Rev F) 100%	EM 100%
1	Non-Destruct Bond Pull	MIL-STD-883, Method 2023	X	NR	X	X	NR	X	NR	X	NR
2	Internal Visual	MIL-STD-883, Method 2017 Class K, Method 2032 Class K	X	X	X	X	X	X	X	X	X
3	Stabilization (Vacuum) Bake	MIL-STD-883, Method 1008, Cond. C, 150 °C	X 48 hrs.	X 24 hrs.	X 48 hrs.	X 48 hrs.	X 24 hrs.	X 48 hrs.	X 24 hrs.	X 48 hrs.	X 24 hrs.
4	Random Vibration	MIL-STD-883, Method 2026, Cond. I-B, 15 mins in each axis	NR	NR	NR	NR	NR	NR	NR	X	NR
5	Thermal Shock	MIL-STD-883, Method 1011, Cond. A	NR	NR	X	NR	NR	X	NR	X	NR
6	Temperature Cycle	MIL-STD-883, Method 1010, Cond. B (except Option S), 10 cycles min.	X	X	X	X	X	X	X	X Cond. C	NR
7	Constant Acceleration	MIL-STD-883, Method 2001, Cond. A,Y1 plane only, 5000g	X	X	X	X	X	X	X	X	NR
8	Particle Impact Noise Detection	MIL-STD-883, Method 2020, Cond. B (except Option S)	X	X	X	X	X	X	NR	X Cond. A	X ⁵
9	Electrical Testing, Pre Burn-In	Perform tests in Table 6-3. Nominal Vcc, nominal temperature	X	X	X	X	X	X	X	X	X
10	1 st Burn-In	MIL-STD-883, Method 1015, Cond. B	X 160 hrs.	X 160 hrs.	X 240 hrs.	X 160 hrs.	X 160 hrs.	X 240 hrs.	X 160 hrs.	X 240 hrs.	NR
11	Electrical Testing, Intermediate	Perform tests in Table 6-3. Nominal Vcc, nominal temperature	X	NR	NR	X	NR	NR	NR	NR	NR
12	2 nd Burn-In	MIL-STD-883, Method 1015, Cond. B	X 160 hrs.	NR	NR	X 160 hrs.	NR	NR	NR	NR	NR
13	Electrical Testing, Post Burn-In (Group A) ⁴	Perform tests in Table 6-3. Nominal Vcc and extremes, nominal temperature and extremes	X	X	X	X	X	X	X nom. Vcc	X	NR
14	Seal: Fine Leak	MIL-STD-202, Method 112, Cond. C (5 x 10 ⁻⁸ atm cc/sec max)	X	X	X	X	X	X	X	NR	X
	Seal: Gross Leak	MIL-STD-202, Method 112, Cond. D									
15	Seal: Fine Leak	MIL-STD-883, Method 1014, Cond. A2 or B1	NR	NR	NR	NR	NR	NR	NR	X	NR
	Seal: Gross Leak	MIL-STD-883, Method 1014, Cond. B2 or B3									
16	Radiographic Inspection	MIL-STD-883, Method 2012,	X	AR	AR	X	AR	X	NR	X	NR
17	Solderability	MIL-STD-883, Method 2003	1	1	1	1	1	1	1	1	NR
18	External Visual and Mechanical	MIL-STD-883, Method 2009	X ²	X ²	X ²	X ²	X ²	X ²	X ²	X ²	X ²
19	Aging, 30 Day ³ (M55310 Group B)	MIL-PRF-55310, para. 4.8.35.1	NR	NR	NR	X	13 pcs.	X	NR	X	NR
20	Group C Inspection (optional)	See 4.2. Optional Design, Test and Data Parameters for details of supplier recommended Group C Inspection options	4.2(g)	4.2(e)	4.2(e)	4.2(g)	4.2(e)	4.2(e)	4.2(e)	4.2(f)	NR

Legend: X = Required, NR = Not Required, AR = As Required

Notes:

- Performed at package LAT. Include LAT data sheet.
- When specified, RGA samples will be removed from the lot after completion of this operation. Use of Screening failures require customer concurrence.
- See 3.3.4.1. Frequency Aging Duration Option.
- See 4.4. Delta Limit Exception.
- PIND PDA does not apply.

Figure 6-3. Differential Output Waveform




Figure 6-4. Output Load, 100Ω Between Outputs





Figure 6-5. Model 1603/1606 Package Outline and I/O Connections




Model #	I/O Connections					
	Vcc	Q1	Q1	Q2	Q2	Gnd/Case
1603	8	10	11	—	—	9
1606	8	10	11	12	13	9

Notes:

1. Pin numbers are for reference only and do not appear on the unit.
2. We recommend all “no internal connection” pins be externally tied to ground. Lid is internally tied to case ground.
3. Enclosure and cover material: Kovar
4. Tolerance (unless otherwise specified): XXX± .005 [.130], XX± .01 [.25]

Figure 6-6. Model 1604/1608/1616 Package Outline and I/O Connections




Model #	I/O Connections										
	Vcc	Q1	Q1	Q2	Q2	Q3	Q3	Q4	Q4	Enable ¹	Gnd/Case
1604	13,20	11	12	—	—	—	—	—	—	—	10
1608	20	11	12	14	15	—	—	—	—	13	10
1616	20	7	8	10	9	11	12	14	13	—	6,15

Notes:

1. Outputs are enabled when Pin 13 is left floating or 0V to 0.8V is applied. Outputs are disabled (high impedance) when 2.0V to Vcc is applied.
2. Pin numbers are for reference only and do not appear on the unit.
3. We recommend all “no internal connection” pins be externally tied to case ground.
4. Enclosure and cover material: Kovar
5. Tolerance (unless otherwise specified): XXX± .005 [.130], XX± .01[.25]

Figure 6-7. Model 1619/1638 Package Outline and I/O Connections




Model #	I/O Connections					
	Vcc	Q1	Q̄1	Q̄2	Q2	Gnd/Case
1619	8	10	11	—	—	9
1638	8	10	11	12	13	9

Notes:

1. Pin numbers are for reference only and do not appear on the unit.
2. We recommend all “no internal connection” pins be externally tied to ground. Lid is internally tied to case ground.
3. Enclosure and cover material: Kovar
4. Tolerance (unless otherwise specified): XXX± .005 [.130], XX± .01 [.25]

Figure 6-8. Model 1620/1640/1680 Package Outline and I/O Connections



Model #	I/O Connections										
	Vcc	Q1	Q̄1	Q2	Q̄2	Q3	Q̄3	Q4	Q̄4	Enable ¹	Gnd/Case
1620	13,20	11	12	—	—	—	—	—	—	—	10
1640	20	11	12	14	15	—	—	—	—	13	10
1680	20	7	8	10	9	11	12	14	13	—	6,15

Notes:

1. Outputs are enabled when Pin 13 is left floating or 0V to 0.8V is applied. Outputs are disabled (high impedance) when 2.0V to Vcc is applied.
2. Pin numbers are for reference only and do not appear on the unit.
3. We recommend all "no internal connection" pins be externally tied to ground. Lid is internally tied to case ground.
4. Enclosure and cover material: Kovar
5. Tolerance (unless otherwise specified): XXX± .005 [.130], XX± .01 [.25]

7. Recommended Land Patterns

Figure 7-1. Models 1620/1640/1680





Figure 7-2. Model 1619/1638



8. Revision History

Revision	Date	Description
B	02/2026	- Updated Hi-Rel Standard revision to G - Added support contact information to General - Minor grammatical and formatting changes throughout - Fixed Section 2.4.3 Assembly to say Microchip - Updated units for LVDS outputs in Section 3.1.5 Radiation - Added terminal strength information to Section 3.1.6 Packages - Added Premium Q to row B of Table 4-2 Design Pedigree - Updated Section 4.2 Optional Design, Test and Data Parameters - Added cross reference to line b - Added MIL-HDBK information to line i - Added DPA leak test information to line n - Added destruct specimens to Section 4.2.1 NASA EEE-INST-002 - Moved Section 4.3.1 Delta Limit Exception to be 4.4 - Added destruct specimens information to Section 4.5 Deliverable Data line c - Added ANSI/ESD to Section 5.1 Packaging - Added an example to Section 6.1.3 Output Frequency - Renamed Section 6.2 to Electrical Characteristics and Test Parameters - Added 1606 and 1638 information to Table 6-1 Item Identification and Package Outline and added note 2 - Added note 2 to Table 6-1 Item Identification and Package Outline - Removed fast/slow start from Table 6-3 Electrical Test Parameters - Added 1606 and 1638 model numbers in Table 6-4 Typical Thermal Characteristics and Weight - Added note 5 to Table 6-6 Screening Test Matrix - Added 1606 information to Figure 6-5 Model 1603/1606 Package Outline and I/O Connections - Added 1638 information to Figure 6-7 Model 1619/1638 Package Outline and I/O Connections - Updated Figure 6-8 Model 1620/1640/1680 Package Outline and I/O Connections - Moved Recommended Land Pattern to Section 7.0 - Incorporated notes into tables
A	05/2025	Converted Vectron Hi-Rel Standard revision F to Microchip branding with document number DS00005968 revision A. Minor text changes throughout.

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-2909-9

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.