


DESCRIPTION

The SN74LV8153 is a serial-to-parallel data converter. It accepts serial input data and outputs 8-bit parallel data.

The automatic data-rate detection feature of the SN74LV8153 eliminates the need for an external oscillator and helps with cost and board real-estate savings.

The OUTSEL pin is used to choose between open collector and push-pull outputs. The open-collector option is suitable when this device is used in applications such as LED interface, where high drive current is required. SOUT is the output that acknowledges reception of the serial data.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC1} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



FUNCTION TABLE
(each buffer)

INPUTS				OUTPUT Yn	OUTPUT STRUCTURE
OUTSEL	$\overline{RESET}$	$\overline{OE}$	Dn		
L	H	L	H	L	Open collector
L	H	L	L	H	
L	X	H	X	H	
L	L	X	X	H	
H	H	L	H	H	Push-pull
H	H	L	L	L	
H	X	H	X	Z	
H	L	L	X	L	

In the open-collector mode (OUTSEL = L), the outputs are inverted, e.g., Y1 = I, when D1 = H

FEATURES

- Single-Wire Serial Data Input
- Compatible With UART Serial-Data Format
- Up to Eight Devices (64-Bit Parallel) Can Share the Same Bus by Using Different Combinations of A0, A1, A2
- Up to 40 mA Current Drive in Open-Collector Mode for Driving LEDs
- Outputs Can be Configured as Open-Collector or Push-Pull
- Internal Oscillator and Counter for Automatic Data-Rate Detection
- Output Levels Are Referenced to V_{CC2} and Can Be Configured From 3 V to 12 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

SUMMARY OF RECOMMENDED OPERATING CONDITIONS

PARAMETER	
V_{CC1}	3 V to 5.5 V
V_{CC2}	3 V to 13.2 V
I_{OL}	40 mA @ $V_{CC2} = 4.5$ V (open-collector mode)
I_{OH}	–24 mA @ $V_{CC2} = 12$ V (push-pull mode)
Maximum Data Rate	24 Kbps



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ORDERING INFORMATION

T _A	PACKAGE(1)		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	PDIP – N	Tube	SN74LV8153N	SN74LV8153N
	TSSOP – PW	Tube	SN74LV8153PW	LV8153
		Tape and reel	SN74LV8153PWR	


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

PIN DESCRIPTION


PIN #	PIN NAME	I/O	PIN FUNCTION
1	V _{CC1}		Power-supply pin (all inputs and outputs except for Y0-Y7)
2-4	A0, A1, A2	In	The address pins are used to program the address of the device and allow up to eight devices to share the same bus.
5	D	In	Serial data input
6	OUTSEL	In	Choose between open-collector and push-pull type outputs (Y0-Y7).
7	$\overline{\text{RESET}}$	In	Initialize register status
8	$\overline{\text{OE}}$	In	Force Y0-Y7 to Hi-Z
9	SOUT	Out	Outputs a pulse when latch data is changed. Supplied by V _{CC1} .
12-19	Y0-Y7	Out	Push-pull or open collector parallel data outputs. Supplied by V _{CC2} .
20	V _{CC2}		Power-supply pin for outputs (Y0-Y7). V _{CC2} can range from 3 V to 13.2 V.

data transmission protocol

- The serial data should be sent as 2START-3ADDRESS-4DATA-1STOP. Two consecutive serial-data frames transmit 8 bits of data. The first frame includes the lower four bits of data (D0-D3), and the second frame includes the upper four bits (D4-D7).
- The three address bits (in the consecutive frame) must be the same as those in the first frame; otherwise, the data will be dropped.
- The order of the two start bits must be 0, then 1 in any frame; otherwise, the data rate will not be detected correctly. The period between the falling edge of the first start bit (ST0) and the rising edge of the second start bit (ST1) is measured to generate an internal-clock synchronized data stream.



Example of Serial-Data Format



Timing Chart

(1) Internal clock cannot be observed.

(2) D0 is LSB and D7 is MSB. The data stream should be LSB first.



recommended operating conditions⁽¹⁾

				V _{CC1}	V _{CC2}	MIN	MAX	UNIT	
V _{CC1}	Supply voltage					3	5.5	V	
V _{CC2}	Supply voltage					3	13.2	V	
V _{IH}	High-level input voltage			3 V	3 V	V _{CC} × 0.7		V	
				4.5 V	4.5 V	V _{CC} × 0.7			
V _{IL}	Low-level input voltage			3 V	3 V	V _{CC} × 0.3		V	
				4.5 V	4.5 V	V _{CC} × 0.3			
V _I	Input voltage					0	5.5	V	
V _O	Output voltage			4.5 V	4.5 V	0	5.5	V	
					12 V	0	13.2		
I _{OH}	High-level output current	Y _n	OUTSEL = H	3 V	3 V	−2		mA	
				4.5 V	4.5 V	−8			
				4.5 V	12 V	−24			
		SOUT		3 V	3 V	−4		mA	
				4.5 V	4.5 V	−8			
I _{OL}	Low-level output current	Y _n	OUTSEL = H	3 V	3 V	2		mA	
				4.5 V	4.5 V	8			
			OUTSEL = L	3 V	3 V	20			
				4.5 V	4.5 V	40			
			SOUT		3 V	3 V	4		
					4.5 V	4.5 V	8		
T _A	Operating free-air temperature					−40	85	°C	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC1}	V _{CC2}	MIN	TYP	MAX	UNIT
V _{T+} Positive-going input threshold voltage	All inputs		3.3 V	3.3 V			2.31	V
			5 V	5 V			3.5	
V _{T-} Negative-going input threshold voltage	All inputs		3.3 V	3.3 V	0.99			V
			5 V	5 V	1.5			
ΔV_T Hysteresis (V _{T+} – V _{T-})	All inputs		3.3 V	3.3 V	0.33		1.32	V
			5 V	5 V	0.5		2	
V _{OH}	Yn	I _{OH} = –2 mA	3 V	3 V	2.38			V
		I _{OH} = –8 mA	4.5 V	4.5 V	3.8			
		I _{OH} = –24 mA	4.5 V	12 V	11			
	SOUT	I _{OH} = –4 mA	3 V	3 V	2.38			
		I _{OH} = –8 mA	4.5 V	4.5 V	3.8			
V _{OL}	Yn	I _{OL} = 2 mA (OUTSEL = H)	3 V	3 V			0.44	V
		I _{OL} = 8 mA (OUTSEL = H)	4.5 V	4.5 V			0.44	
		I _{OL} = 40 mA (OUTSEL = L)	4.5 V	4.5 V			0.5	
	SOUT	I _{OL} = 4 mA	3 V	3 V			0.44	
		I _{OL} = 8 mA	4.5 V	4.5 V			0.44	
I _I		V _I = 5.5 V or GND	0 to 5.5 V				±1	μA
I _{OZ}		V _O = V _{CC} or GND (OUTSEL = H)	5.5 V	5.5 V			±5	μA
I _{OH}		V _O = 12 V (OUTSEL = L)	5.5 V	5.5 V			5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	OUTSEL = H	5.5 V	5.5 V			5	mA
		OUTSEL = L					20	
I _{off} (except SOUT)		V _I or V _O = 0 to 5.5 V, V _{CC} = 0	0	0			±50	μA
C _i		V _I = V _{CC} or GND	5 V	5 V			5	pF

switching characteristics over recommended operating free-air temperature range, V_{CC1} = V_{CC2} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t _{pd}	D7	Y	C _L = 50 pF		Pw/2	(1)			ns
	D7	SOUT			Pw/2	(1)			
	RESET	Y						200	
	OE(2)	Y						200	
t _{en}	OE(3)	Y						200	ns
t _{dis}	OE(3)	Y						200	ns
t _w		SOUT			Pw	(4)			ns
Data rate							2	24	Kbps

(1) The t_{pd} is dependent on the data pulse width (Pw), and Y outputs are changed after one-half of Pw, because the internal clock is synchronized at the middle of the data pulse. Not tested, but specified by design.

(2) When outputs are open collector (OUTSEL = L)

(3) When outputs are push-pull (OUTSEL = H)

(4) SOUT goes low when the data is received correctly and maintains a low level for one data-pulse period. Not tested, but specified by design.

switching characteristics over recommended operating free-air temperature range, $V_{CC1} = V_{CC2} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
t_{pd}	D7	Y	$C_L = 50\text{ pF}$		$P_w/2$	(1)			ns
	D7	SOUT			$P_w/2$	(1)			
	$\overline{\text{RESET}}$	Y						150	
	$\overline{\text{OE}}(2)$	Y						150	
t_{en}	$\overline{\text{OE}}(3)$	Y						150	ns
t_{dis}	$\overline{\text{OE}}(3)$	Y						150	ns
t_w		SOUT			P_w	(4)			ns
Data rate							2	24	Kbps


(1) The t_{pd} is dependent on the data pulse width (P_w), and Y outputs are changed after one-half of P_w , because the internal clock is synchronized at the middle of the data pulse. Not tested, but specified by design.

(2) When outputs are open collector (OUTSEL = L)

(3) When outputs are push-pull (OUTSEL = H)

(4) SOUT goes low when the data is received correctly and maintains a low level for one data-pulse period. Not tested, but specified by design.


PARAMETER MEASUREMENT INFORMATION
(PUSH-PULL OUTPUT)




- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $Z_O = 50 \Omega$, $t_r \leq 3 \text{ ns}$, $t_f \leq 3 \text{ ns}$.
 - The outputs are measured one at a time, with one input transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PHL} and t_{PLH} are the same as t_{pd} .
 - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (OPEN-COLLECTOR OUTPUT)



LOAD CIRCUIT FOR
OPEN-COLLECTOR OUTPUTS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 3 \text{ ns}$, t_f :
 - C. The outputs are measured one at a time, with one input transition per measurement.
 - D. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LV8153N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV8153N
SN74LV8153N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV8153N
SN74LV8153NE4	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV8153N
SN74LV8153PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	LV8153
SN74LV8153PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8153
SN74LV8153PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8153
SN74LV8153PWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8153

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF SN74LV8153 :

- Automotive : [SN74LV8153-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV8153PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV8153PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74LV8153N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LV8153N.A	N	PDIP	20	20	506	13.97	11230	4.32
SN74LV8153NE4	N	PDIP	20	20	506	13.97	11230	4.32


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE





PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.



4220206/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated