

20 V, 500 mA, Low Noise, CMOS LDO

FEATURES

- ▶ Input voltage range: 3.3 V to 20 V
- ▶ Maximum output current: 500 mA
- ▶ Low noise: 15 μV rms for fixed output versions
- ▶ PSRR performance of 60 dB at 10 kHz, $V_{\text{OUT}} = 3.3\text{ V}$
- ▶ Reverse current protection
- ▶ Low dropout voltage: 350 mV at 500 mA
- ▶ Initial accuracy: $\pm 0.8\%$
- ▶ Accuracy over line, load, and temperature
 - ▶ -2% to $+1\%$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$
 - ▶ -1.25% to $+1\%$, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$
- ▶ Low quiescent current ($V_{\text{IN}} = 5\text{ V}$), $I_{\text{GND}} = 900\text{ }\mu\text{A}$ with 500 mA load
- ▶ Low shutdown current: $<40\text{ }\mu\text{A}$ at $V_{\text{IN}} = 12\text{ V}$, stable with small $1\text{ }\mu\text{F}$ ceramic output capacitor
- ▶ 7 fixed output voltage options: 1.5 V, 1.8 V, 2.5 V, 3 V, 3.3 V, 5 V, and 9 V
- ▶ Adjustable output from 1.22 V to $V_{\text{IN}} - V_{\text{DO}}$
- ▶ Foldback current limit and thermal overload protection
- ▶ User programmable precision UVLO/enable
- ▶ Power-good indicator
- ▶ 8-lead LFCSP and 8-lead SOIC packages

APPLICATIONS

- ▶ Regulation to noise sensitive applications: ADC, DAC circuits, precision amplifiers, high frequency oscillators, clocks, and PLLs
- ▶ Communications and infrastructure
- ▶ Medical and healthcare
- ▶ Industrial and instrumentation

TYPICAL APPLICATION CIRCUITS




Figure 1. ADP7104 with Fixed Output Voltage, 5 V




Figure 2. ADP7104 with Adjustable Output Voltage, 5 V

GENERAL DESCRIPTION

The ADP7104 is a CMOS, low dropout linear regulator that operates from 3.3 V to 20 V and provides up to 500 mA of output current. This high input voltage LDO is ideal for regulation of high performance analog and mixed-signal circuits operating from 19 V to 1.22 V rails. Using an advanced proprietary architecture, it provides high power supply rejection, low noise, and achieves excellent line and load transient response with just a small $1\text{ }\mu\text{F}$ ceramic output capacitor.

The ADP7104 is available in seven fixed output voltage options and an adjustable version, which allows output voltages that range from 1.22 V to $V_{\text{IN}} - V_{\text{DO}}$ via an external feedback divider.

The ADP7104 output noise voltage is 15 μV rms and is independent of the output voltage. A digital power-good output allows power system monitors to check the health of the output voltage. A user programmable precision undervoltage lockout function facilitates sequencing of multiple power supplies.

The ADP7104 is available in 8-lead, 3 mm $\times$ 3 mm LFCSP and 8-lead SOIC packages. The LFCSP offers a very compact solution and also provides excellent thermal performance for applications requiring up to 500 mA of output current in a small, low profile footprint.

TABLE OF CONTENTS

Features.....	1	Applications Information.....	17
Applications.....	1	Capacitor Selection.....	17
Typical Application Circuits.....	1	Programmable Undervoltage Lockout (UVLO).....	17
General Description.....	1	Power-Good Feature.....	18
Specifications.....	3	Noise Reduction of the Adjustable ADP7104....	19
Input and Output Capacitor, Recommended Specifications.....	4	Current Limit and Thermal Overload Protection.....	19
Absolute Maximum Ratings.....	5	Thermal Considerations.....	20
Thermal Data.....	5	Printed Circuit Board Layout Considerations.....	23
Thermal Resistance.....	5	Outline Dimensions.....	24
ESD Caution.....	5	Ordering Guide.....	24
Pin Configurations and Function Descriptions.....	6	Output Voltage Options.....	24
Typical Performance Characteristics.....	7	Evaluation Boards.....	25
Theory of Operation.....	16		

REVISION HISTORY**5/2025—Rev. J to Rev. K**

Updated Outline Dimensions	24
Changes to Ordering Guide.....	24

8/2022—Rev. I to Rev. J

Changes to Figure 5 Caption to Figure 10 Caption.....	7
Changes to Figure 10 Caption to Figure 16 Caption.....	8
Changes to Figure 17 Caption to Figure 22 Caption.....	9
Changes to Figure 23 Caption to Figure 28 Caption.....	10
Changes to Figure 29 Caption to Figure 34 Caption.....	11
Changes to Figure 35 Caption to Figure 40 Caption.....	12
Changes to Figure 41 Caption to Figure 44 Caption.....	13
Changes to Theory of Operation Section.....	16
Changes to Current Limit and Thermal Overload Protection Section.....	19
Updated Outline Dimensions	24
Changes to Ordering Guide.....	24
Added Output Voltage Options Section.....	24

SPECIFICATIONS

$V_{IN} = (V_{OUT} + 1 \text{ V})$ or 3.3 V (whichever is greater), $EN = V_{IN}$, $I_{OUT} = 10 \text{ mA}$, $C_{IN} = C_{OUT} = 1 \mu\text{F}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT VOLTAGE RANGE	V_{IN}		3.3		20	V
OPERATING SUPPLY CURRENT	I_{GND}	$I_{OUT} = 100 \mu\text{A}$, $V_{IN} = 10 \text{ V}$		400		μA
		$I_{OUT} = 100 \mu\text{A}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			900	μA
		$I_{OUT} = 10 \text{ mA}$, $V_{IN} = 10 \text{ V}$		450		μA
		$I_{OUT} = 10 \text{ mA}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1050	μA
		$I_{OUT} = 300 \text{ mA}$, $V_{IN} = 10 \text{ V}$		750		μA
		$I_{OUT} = 300 \text{ mA}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1400	μA
		$I_{OUT} = 500 \text{ mA}$, $V_{IN} = 10 \text{ V}$		900		μA
		$I_{OUT} = 500 \text{ mA}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1600	μA
SHUTDOWN CURRENT	I_{GND-SD}	$EN = GND$, $V_{IN} = 12 \text{ V}$		40	50	μA
		$EN = GND$, $V_{IN} = 12 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			75	μA
INPUT REVERSE CURRENT	$I_{REV-INPUT}$	$EN = GND$, $V_{IN} = 0 \text{ V}$, $V_{OUT} = 20 \text{ V}$		0.3		μA
		$EN = GND$, $V_{IN} = 0 \text{ V}$, $V_{OUT} = 20 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			5	μA
OUTPUT VOLTAGE ACCURACY	V_{OUT}	$I_{OUT} = 10 \text{ mA}$	-0.8		+0.8	%
		$1 \text{ mA} < I_{OUT} < 500 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-2		+1	%
		$1 \text{ mA} < I_{OUT} < 500 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = 0^\circ\text{C}$ to 85°C	-1.25		+1	%
	V_{ADJ}	$I_{OUT} = 10 \text{ mA}$	1.21	1.22	1.23	V
		$1 \text{ mA} < I_{OUT} < 500 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	1.196		1.232	V
		$1 \text{ mA} < I_{OUT} < 500 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = 0^\circ\text{C}$ to 85°C	1.204		1.232	V
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-0.015		+0.015	%/V
LOAD REGULATION ¹	$\Delta V_{OUT}/\Delta I_{OUT}$	$I_{OUT} = 1 \text{ mA}$ to 500 mA		0.2		%/A
		$I_{OUT} = 1 \text{ mA}$ to 500 mA , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			0.75	%/A
ADJ INPUT BIAS CURRENT	ADJ_{I-BIAS}	$1 \text{ mA} < I_{OUT} < 500 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , ADJ connected to VOUT		10		nA
SENSE INPUT BIAS CURRENT	$SENSE_{I-BIAS}$	$1 \text{ mA} < I_{OUT} < 500 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , SENSE connected to VOUT, $V_{OUT} = 1.5 \text{ V}$		1		μA
DROPOUT VOLTAGE ²	$V_{DROPOUT}$	$I_{OUT} = 10 \text{ mA}$		20		mV
		$I_{OUT} = 10 \text{ mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			40	mV
		$I_{OUT} = 150 \text{ mA}$		100		mV
		$I_{OUT} = 150 \text{ mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			175	mV
		$I_{OUT} = 300 \text{ mA}$		200		mV
		$I_{OUT} = 300 \text{ mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			325	mV
		$I_{OUT} = 500 \text{ mA}$		350		mV
		$I_{OUT} = 500 \text{ mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			550	mV
START-UP TIME ³	$t_{START-UP}$	$V_{OUT} = 5 \text{ V}$		1000		μs
CURRENT-LIMIT THRESHOLD ⁴	I_{LIMIT}		625	775	1000	mA
PG OUTPUT LOGIC LEVEL	PG_{HIGH}	$I_{OH} < 1 \mu\text{A}$	1.0			V
	PG_{LOW}	$I_{OL} < 2 \text{ mA}$			0.4	V
PG OUTPUT THRESHOLD	PG_{FALL}			-9.2		%
	PG_{RISE}			-6.5		%

SPECIFICATIONS

Table 1. (Continued)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS_{SD}	T_J rising		150		°C
Thermal Shutdown Hysteresis	TS_{SD-HYS}			15		°C
PROGRAMMABLE EN/UVLO						
UVLO Threshold Rising	$UVLO_{RISE}$	$3.3\text{ V} \leq V_{IN} \leq 20\text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	1.18	1.22	1.28	V
UVLO Threshold Falling	$UVLO_{FALL}$	$3.3\text{ V} \leq V_{IN} \leq 20\text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, 10 k Ω in series with the enable pin		1.13		V
UVLO Hysteresis Current	$UVLO_{HYS}$	$V_{EN} > 1.25\text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	7.5	9.8	12	μA
Enable Pull-Down Current	I_{EN-IN}	$EN = V_{IN}$		500		nA
Start Threshold	V_{START}	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			3.2	V
Shutdown Threshold	$V_{SHUTDOWN}$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	2.45			V
Hysteresis				250		mV
OUTPUT NOISE						
	OUT_{NOISE}	10 Hz to 100 kHz, $V_{IN} = 5.5\text{ V}$, $V_{OUT} = 1.8\text{ V}$		15		$\mu\text{V rms}$
		10 Hz to 100 kHz, $V_{IN} = 6.3\text{ V}$, $V_{OUT} = 3.3\text{ V}$		15		$\mu\text{V rms}$
		10 Hz to 100 kHz, $V_{IN} = 8\text{ V}$, $V_{OUT} = 5\text{ V}$		15		$\mu\text{V rms}$
		10 Hz to 100 kHz, $V_{IN} = 12\text{ V}$, $V_{OUT} = 9\text{ V}$		15		$\mu\text{V rms}$
		10 Hz to 100 kHz, $V_{IN} = 5.5\text{ V}$, $V_{OUT} = 1.5\text{ V}$, adjustable mode		18		$\mu\text{V rms}$
		10 Hz to 100 kHz, $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, adjustable mode		30		$\mu\text{V rms}$
		10 Hz to 100 kHz, $V_{IN} = 20\text{ V}$, $V_{OUT} = 15\text{ V}$, adjustable mode		65		$\mu\text{V rms}$
POWER SUPPLY REJECTION RATIO						
	PSRR	100 kHz, $V_{IN} = 4.3\text{ V}$, $V_{OUT} = 3.3\text{ V}$		50		dB
		100 kHz, $V_{IN} = 6\text{ V}$, $V_{OUT} = 5\text{ V}$		50		dB
		10 kHz, $V_{IN} = 4.3\text{ V}$, $V_{OUT} = 3.3\text{ V}$		60		dB
		10 kHz, $V_{IN} = 6\text{ V}$, $V_{OUT} = 5\text{ V}$		60		dB
		100 kHz, $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 1.8\text{ V}$, adjustable mode		50		dB
		100 kHz, $V_{IN} = 6\text{ V}$, $V_{OUT} = 5\text{ V}$, adjustable mode		60		dB
		100 kHz, $V_{IN} = 16\text{ V}$, $V_{OUT} = 15\text{ V}$, adjustable mode		60		dB
		10 kHz, $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 1.8\text{ V}$, adjustable mode		60		dB
		10 kHz, $V_{IN} = 6\text{ V}$, $V_{OUT} = 5\text{ V}$, adjustable mode		80		dB
		10 kHz, $V_{IN} = 16\text{ V}$, $V_{OUT} = 15\text{ V}$, adjustable mode		80		dB

¹ Based on an end-point calculation using 1 mA and 300 mA loads. See Figure 6 for typical load regulation performance for loads less than 1 mA.

² Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages above 3.0 V.

³ Start-up time is defined as the time between the rising edge of EN to VOUT being at 90% of its nominal value.

⁴ Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 5.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 5.0 V, or 4.5 V.

INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Minimum Input and Output Capacitance ¹	C_{MIN}	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	0.7			μF
Capacitor ESR	R_{ESR}	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	0.001		0.2	Ω

¹ The minimum input and output capacitance must be greater than 0.7 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VIN to GND	–0.3 V to +22 V
VOOUT to GND	–0.3 V to +20 V
EN/UVLO to GND	–0.3 V to VIN
PG to GND	–0.3 V to VIN
SENSE/ADJ to GND	–0.3 V to VOOUT
Storage Temperature Range	–65°C to +150°C
Operating Junction Temperature Range	–40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP7104 can be damaged when the junction temperature limit is exceeded. Monitoring ambient temperature does not guarantee that T_J is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature (T_J) of the device is dependent on the ambient temperature (T_A), the power dissipation of the device (P_D), and the junction-to-ambient thermal resistance of the package (θ_{JA}).

Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) using the formula

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (1)$$

Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{JA} may vary, depending on PCB material, layout, and environmental conditions. The specified values of θ_{JA} are based on a 4-layer, 4 in. × 3 in. circuit board. See JESD51-7 and JESD51-9 for detailed information on the board construction. For additional information, see the [AN-617](#) Application Note.

Ψ_{JB} is the junction-to-board thermal characterization parameter with units of °C/W. The package's Ψ_{JB} is based on modeling and calculation using a 4-layer board. The JESD51-12, *Guidelines for Reporting and Using Electronic Package Thermal Information*, states that thermal characterization parameters are not the same

as thermal resistances. Ψ_{JB} measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance, θ_{JB} . Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in real-world applications. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula

$$T_J = T_A (P_D \times \psi_{JB}) \quad (2)$$

See JESD51-8 and JESD51-12 for more detailed information about Ψ_{JB} .

THERMAL RESISTANCE

θ_{JA} and Ψ_{JB} are specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages. θ_{JC} is a parameter for surface-mount packages with top mounted heat sinks. θ_{JC} is presented here for reference only.

Table 4. Thermal Resistance


Package Type	θ_{JA}	θ_{JC}	Ψ_{JB}	Unit
8-Lead LFCSP	40.1	27.1	17.2	°C/W
8-Lead SOIC	48.5	58.4	31.3	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. IT IS HIGHLY RECOMMENDED THAT THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE BE CONNECTED TO THE GROUND PLANE ON THE BOARD.

003

Figure 3. LFCSP Package



NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. IT IS HIGHLY RECOMMENDED THAT THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE BE CONNECTED TO THE GROUND PLANE ON THE BOARD.

004

Figure 4. Narrow Body SOIC Package

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 μ F or greater capacitor.
2	SENSE/ADJ	Sense (SENSE). Measures the actual output voltage at the load and feeds it to the error amplifier. Connect SENSE as close as possible to the load to minimize the effect of IR drop between the regulator output and the load. This function applies to fixed voltages only. Adjust Input (ADJ). An external resistor divider sets the output voltage. This function applies to adjustable voltages only.
3	GND	Ground.
4	NC	Do Not Connect to this Pin.
5	EN/UVLO	Enable Input (EN). Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN. Programmable Undervoltage Lockout (UVLO). When the programmable UVLO function is used, the upper and lower thresholds are determined by the programming resistors.
6	GND	Ground.
7	PG	Power Good. This open-drain output requires an external pull-up resistor to VIN or VOUT. If the part is in shutdown, current limit, thermal shutdown, or falls below 90% of the nominal output voltage, PG immediately transitions low. If the power-good function is not used, the pin may be left open or connected to ground.
8	VIN EPAD	Regulator Input Supply. Bypass VIN to GND with a 1 μ F or greater capacitor. Exposed Pad. Exposed paddle on the bottom of the package. The EPAD enhances thermal performance and is electrically connected to GND inside the package. It is highly recommended that the EPAD be connected to the ground plane on the board.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 7.5\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 10\text{ mA}$, $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 5. Output Voltage (V_{OUT}) vs. Junction Temperature (T_J), $V_{OUT} = 3.3\text{ V}$




Figure 8. Ground Current (I_{GND}) vs. Junction Temperature (T_J), $V_{OUT} = 3.3\text{ V}$




Figure 6. Output Voltage (V_{OUT}) vs. Load Current (I_{LOAD}), $V_{OUT} = 3.3\text{ V}$




Figure 9. Ground Current (I_{GND}) vs. Load Current (I_{LOAD}), $V_{OUT} = 3.3\text{ V}$




Figure 7. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}), $V_{OUT} = 3.3\text{ V}$




Figure 10. Ground Current (I_{GND}) vs. Input Voltage (V_{IN}), $V_{OUT} = 3.3\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 11. Shutdown Current (I_{GND-SD}) vs. Temperature (T_J) at Various Input Voltages, $V_{OUT} = 3.3\text{ V}$




Figure 14. Ground Current (I_{GND}) vs. Input Voltage (V_{IN}) (in Dropout), $V_{OUT} = 3.3\text{ V}$




Figure 12. Dropout Voltage ($V_{DROP-OUT}$) vs. Load Current (I_{LOAD}), $V_{OUT} = 3.3\text{ V}$




Figure 15. Output Voltage (V_{OUT}) vs. Junction Temperature (T_J), $V_{OUT} = 5\text{ V}$




Figure 13. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}) (in Dropout), $V_{OUT} = 3.3\text{ V}$
















Figure 16. Output Voltage (V_{OUT}) vs. Load Current (I_{LOAD}), $V_{OUT} = 5\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 17. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}), $V_{OUT} = 5\text{ V}$ Figure 20. Dropout Voltage ($V_{DROPOUT}$) vs. Load Current (I_{LOAD}), $V_{OUT} = 5\text{ V}$ Figure 18. Ground Current (I_{GND}) vs. Junction Temperature (T_J), $V_{OUT} = 5\text{ V}$ Figure 21. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}) (in Dropout), $V_{OUT} = 5\text{ V}$ Figure 19. Ground Current (I_{GND}) vs. Load Current (I_{LOAD}), $V_{OUT} = 5\text{ V}$ Figure 22. Ground Current (I_{GND}) vs. Input Voltage (V_{IN}) (in Dropout), $V_{OUT} = 5\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 23. Output Voltage (V_{OUT}) vs. Junction Temperature (T_J), $V_{OUT} = 1.8\text{ V}$ Figure 26. Ground Current (I_{GND}) vs. Junction Temperature (T_J), $V_{OUT} = 1.8\text{ V}$ Figure 24. Output Voltage (V_{OUT}) vs. Load Current (I_{LOAD}), $V_{OUT} = 1.8\text{ V}$ Figure 27. Ground Current (I_{GND}) vs. Load Current (I_{LOAD}), $V_{OUT} = 1.8\text{ V}$ Figure 25. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}), $V_{OUT} = 1.8\text{ V}$ Figure 28. Ground Current (I_{GND}) vs. Input Voltage (V_{IN}), $V_{OUT} = 1.8\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 29. Output Voltage (V_{OUT}) vs. Junction Temperature (T_J), $V_{OUT} = 5\text{ V}$, Adjustable




Figure 32. Reverse Input Current ($I_{REV-INPUT}$) vs. Temperature (T_J), $V_{IN} = 0\text{ V}$, Different Voltages on V_{OUT}




Figure 30. Output Voltage (V_{OUT}) vs. Load Current (I_{LOAD}), $V_{OUT} = 5\text{ V}$, Adjustable




Figure 33. Power Supply Rejection Ratio (PSRR) vs. Frequency, $V_{OUT} = 1.8\text{ V}$, $V_{IN} = 3.3\text{ V}$




Figure 31. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}), $V_{OUT} = 5\text{ V}$, Adjustable




Figure 34. Power Supply Rejection Ratio (PSRR) vs. Frequency, $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 4.8\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 35. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 4.3\text{ V}$




Figure 38. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 5\text{ V}$, $V_{IN} = 6\text{ V}$




Figure 36. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 3.8\text{ V}$




Figure 39. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 5\text{ V}$, $V_{IN} = 5.5\text{ V}$




Figure 37. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 5\text{ V}$, $V_{IN} = 6.5\text{ V}$




Figure 40. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 5\text{ V}$, $V_{IN} = 5.3\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 41. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 5\text{ V}$, $V_{IN} = 5.2\text{ V}$




Figure 44. Power Supply Rejection Ratio (PSRR) vs. Headroom Voltage,
100 Hz, $V_{OUT} = 5\text{ V}$




Figure 42. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 5\text{ V}$, $V_{IN} = 6\text{ V}$, Adjustable




Figure 45. Power Supply Rejection Ratio (PSRR) vs. Headroom Voltage,
1 kHz, $V_{OUT} = 5\text{ V}$




Figure 43. Power Supply Rejection Ratio (PSRR) vs. Frequency,
 $V_{OUT} = 5\text{ V}$, $V_{IN} = 6\text{ V}$, Adjustable with Noise Reduction Circuit




Figure 46. Power Supply Rejection Ratio (PSRR) vs. Headroom Voltage,
10 kHz, $V_{OUT} = 5\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 47. Power Supply Rejection Ratio (PSRR) vs. Headroom Voltage, 100 kHz, $V_{OUT} = 5\text{ V}$




Figure 48. Output Noise vs. Load Current and Output Voltage, $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 49. Output Noise Spectral Density, $I_{LOAD} = 10\text{ mA}$, $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 50. Load Transient Response, $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$, $I_{LOAD} = 1\text{ mA to } 500\text{ mA}$, $V_{OUT} = 1.8\text{ V}$, $V_{IN} = 5\text{ V}$




Figure 51. Load Transient Response, $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$, $I_{LOAD} = 1\text{ mA to } 500\text{ mA}$, $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 5\text{ V}$




Figure 52. Load Transient Response, $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$, $I_{LOAD} = 1\text{ mA to } 500\text{ mA}$, $V_{OUT} = 5\text{ V}$, $V_{IN} = 7\text{ V}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 53. Line Transient Response, $C_{IN} = C_{OUT} = 1 \mu F$,
 $I_{LOAD} = 500 \text{ mA}$, $V_{OUT} = 1.8 \text{ V}$




Figure 56. Line Transient Response, $C_{IN} = C_{OUT} = 1 \mu F$,
 $I_{LOAD} = 1 \text{ mA}$, $V_{OUT} = 1.8 \text{ V}$




Figure 54. Line Transient Response, $C_{IN} = C_{OUT} = 1 \mu F$,
 $I_{LOAD} = 500 \text{ mA}$, $V_{OUT} = 3.3 \text{ V}$




Figure 57. Line Transient Response, $C_{IN} = C_{OUT} = 1 \mu F$,
 $I_{LOAD} = 1 \text{ mA}$, $V_{OUT} = 3.3 \text{ V}$




Figure 55. Line Transient Response, $C_{IN} = C_{OUT} = 1 \mu F$,
 $I_{LOAD} = 500 \text{ mA}$, $V_{OUT} = 5 \text{ V}$




Figure 58. Line Transient Response, $C_{IN} = C_{OUT} = 1 \mu F$,
 $I_{LOAD} = 1 \text{ mA}$, $V_{OUT} = 5 \text{ V}$

THEORY OF OPERATION

The ADP7104 is a low quiescent current, low-dropout linear regulator that operates from 3.3 V to 20 V and provides up to 500 mA of output current. Drawing a low 1 mA of quiescent current (typical) at full load makes the ADP7104 ideal for battery-operated portable equipment. Typical shutdown current consumption is 40 μ A at room temperature.

Optimized for use with small 1 μ F ceramic capacitors, the ADP7104 provides excellent transient performance.




Figure 59. Fixed Output Voltage Internal Block Diagram




Figure 60. Adjustable Output Voltage Internal Block Diagram

Internally, the ADP7104 consists of a reference, an error amplifier, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to pass and increasing the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The ADP7104 is available in seven fixed output voltage options, ranging from 1.5 V to 9 V and in an adjustable version with an output voltage that can be set to between 1.22 V and 19 V by an external voltage divider. The output voltage can be set according to the following Equation 3:

$$V_{OUT} = 1.22 \text{ V} \left(1 + \frac{R1}{R2} \right) \quad (3)$$




Figure 61. Typical Adjustable Output Voltage Application Schematic

The value of R2 must be less than 200 k Ω to minimize errors in the output voltage caused by the ADJ pin input current. For example, when R1 and R2 each equal 200 k Ω , the output voltage is 2.44 V. The output voltage error introduced by the ADJ pin input current is 2 mV or 0.08%, assuming a typical ADJ pin input current of 10 nA at 25°C.

The ADP7104 uses the EN/UVLO pin to enable and disable the V_{OUT} pin under normal operating conditions. When EN/UVLO is high, V_{OUT} turns on, when EN is low, V_{OUT} turns off. For automatic start up, EN/UVLO can be tied to VIN.

The ADP7104 incorporates reverse current protections circuitry that prevents current flow backwards through the pass element when the output voltage is greater than the input voltage. A comparator senses the difference between the input and output voltages. When the difference between the input voltage and output voltage exceeds 55 mV, the body of the PFET is switched to V_{OUT} and turned off or opened. In other words, the gate is connected to V_{OUT}.

APPLICATIONS INFORMATION

CAPACITOR SELECTION

Output Capacitor

The ADP7104 is designed for operation with small, space-saving ceramic capacitors but functions with most commonly used capacitors as long as care is taken with regard to the effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 1 μF capacitance with an ESR of 1 Ω or less is recommended to ensure the stability of the ADP7104. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP7104 to large changes in load current. Figure 62 shows the transient responses for an output capacitance value of 1 μF .




Figure 62. Output Transient Response, $V_{OUT} = 1.8\text{ V}$, $C_{OUT} = 1\text{ }\mu\text{F}$

Input Bypass Capacitor

Connecting a 1 μF capacitor from VIN to GND reduces the circuit sensitivity to printed circuit board (PCB) layout, especially when long input traces or high source impedance are encountered. If greater than 1 μF of output capacitance is required, the input capacitor should be increased to match it.

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP7104, as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V to 25 V are recommended. Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

Figure 63 depicts the capacitance vs. voltage bias characteristic of an 0402, 1 μF , 10 V, X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and voltage

rating. In general, a capacitor in a larger package or higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is $\sim\pm 15\%$ over the -40°C to $+85^\circ\text{C}$ temperature range and is not a function of package or voltage rating.




Figure 63. Capacitance vs. Voltage Characteristic

Use Equation 4 to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{EFF} = C_{BIAS} \times (1 - TEMPCO) \times (1 - TOL) \quad (4)$$

where:

C_{BIAS} is the effective capacitance at the operating voltage.

$TEMPCO$ is the worst-case capacitor temperature coefficient.

TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient ($TEMPCO$) over -40°C to $+85^\circ\text{C}$ is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C_{BIAS} is 0.94 μF at 1.8 V, as shown in Figure 63.

Substituting these values in Equation 5 yields

$$C_{EFF} = 0.94\text{ }\mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.719\text{ }\mu\text{F} \quad (5)$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP7104, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.

PROGRAMMABLE UNDERVOLTAGE LOCKOUT (UVLO)

The ADP7104 uses the EN/UVLO pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 64, when a rising voltage on EN crosses the upper threshold, VOUT turns on. When a falling voltage on EN/UVLO crosses the

APPLICATIONS INFORMATION

lower threshold, V_{OUT} turns off. The hysteresis of the EN/UVLO threshold is determined by the Thevenin equivalent resistance in series with the EN/UVLO pin.




Figure 64. Typical V_{OUT} Response to EN Pin Operation

The upper and lower thresholds are user programmable and can be set using two resistors. When the EN/UVLO pin voltage is below 1.22 V, the LDO is disabled. When the EN/UVLO pin voltage transitions above 1.22 V, the LDO is enabled and 10 μ A hysteresis current is sourced out the pin raising the voltage, thus providing threshold hysteresis. Typically, two external resistors program the minimum operational voltage for the LDO. The resistance values, R1 and R2 can be determined from:

$$R1 = V_{HYS} / 10 \mu A$$

$$R2 = 1.22 V \times R1 / (V_{IN} - 1.22 V)$$

where:

V_{IN} is the desired turn-on voltage.

V_{HYS} is the desired EN/UVLO hysteresis level.

Hysteresis can also be achieved by connecting a resistor in series with EN/UVLO pin. For the example shown in Figure 65, the enable threshold is 2.44 V with a hysteresis of 1 V.




Figure 65. Typical EN Pin Voltage Divider

Figure 64 shows the typical hysteresis of the EN/UVLO pin. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The ADP7104 uses an internal soft-start to limit the inrush current when the output is enabled. The start-up time for the 3.3 V option is approximately 580 μ s from the time the EN active threshold is crossed to when the output reaches 90% of its final value. As shown in Figure 66, the start-up time is dependent on the output voltage setting.




Figure 66. Typical Start-Up Behavior

POWER-GOOD FEATURE

The ADP7104 provides a power-good pin (PG) to indicate the status of the output. This open-drain output requires an external pull-up resistor to V_{IN} or V_{OUT} . If the part is in shutdown mode, current-limit mode, or thermal shutdown, or if it falls below 90% of the nominal output voltage, the power-good pin (PG) immediately transitions low. During soft-start, the rising threshold of the power-good signal is 93.5% of the nominal output voltage.



The open-drain output is held low when the ADP7104 has sufficient input voltage to turn on the internal PG transistor. The PG transistor is terminated via a pull-up resistor to V_{OUT} or V_{IN} .

Power-good accuracy is 93.5% of the nominal regulator output voltage when this voltage is rising, with a 90% trip point when this voltage is falling. Regulator input voltage brownouts or glitches trigger power no good signals if V_{OUT} falls below 90%.

A normal power-down causes the power-good signal to go low when V_{OUT} drops below 90%.

Figure 67 and Figure 68 show the typical power-good rising and falling threshold over temperature.

APPLICATIONS INFORMATION

Figure 67. Typical Power-Good Threshold vs. Temperature, V_{OUT} RisingFigure 68. Typical Power-Good Threshold vs. Temperature, V_{OUT} Falling

NOISE REDUCTION OF THE ADJUSTABLE ADP7104

The ultralow output noise of the fixed output ADP7104 is achieved by keeping the LDO error amplifier in unity gain and setting the reference voltage equal to the output voltage. This architecture does not work for an adjustable output voltage LDO. The adjustable output ADP7104 uses the more conventional architecture where the reference voltage is fixed and the error amplifier gain is a function of the output voltage. The disadvantage of the conventional LDO architecture is that the output voltage noise is proportional to the output voltage.

The adjustable LDO circuit can be modified slightly to reduce the output voltage noise to levels close to that of the fixed output ADP7104. The circuit shown in Figure 69 adds two additional components to the output voltage setting resistor divider. C_{NR} and R_{NR} are added in parallel with R_{FB1} to reduce the ac gain of the error amplifier. R_{NR} is chosen to be equal to R_{FB2} , this limits the ac gain of the error amplifier to approximately 6 dB. The actual gain is the parallel combination of R_{NR} and R_{FB1} divided by R_{FB2} . This

ensures that the error amplifier always operates at greater than unity gain.

C_{NR} is chosen by setting the reactance of C_{NR} equal to $R_{FB1} - R_{NR}$ at a frequency between 50 Hz and 100 Hz. This sets the frequency where the ac gain of the error amplifier is 3 dB down from its dc gain.




Figure 69. Noise Reduction Modification to Adjustable LDO

The noise of the adjustable LDO can be found by using the following formula, assuming the noise of a fixed output LDO is approximately 15 μ V.

$$15 \mu\text{V} \times \sqrt{1 + \left(\frac{1}{\left(\frac{1}{13 \text{ k}\Omega} + \frac{1}{40.2 \text{ k}\Omega} \right) / 13 \text{ k}\Omega} \right)} \quad (6)$$

Based on the component values shown in Figure 69, the ADP7104 has the following characteristics:

- ▶ DC gain of 4.09 (12.2 dB)
- ▶ 3 dB roll-off frequency of 59 Hz
- ▶ High frequency ac gain of 1.76 (4.89 dB)
- ▶ Noise reduction factor of 1.33 (2.59 dB)
- ▶ RMS noise of the adjustable LDO without noise reduction of 27.8 μ V rms
- ▶ RMS noise of the adjustable LDO with noise reduction (assuming 15 μ V rms for fixed voltage option) of 19.95 μ V rms

CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP7104 is protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP7104 is designed to current limit when the output load reaches 775 mA (typical). When the output load exceeds 775 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and/or high power dissipation) when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C, the output is turned on again, and output current is restored to its operating value.

Consider the case where a hard short from V_{OUT} to ground occurs. At first, the ADP7104 current limits, so that only 775 mA is conduct-

APPLICATIONS INFORMATION

ed into the short. If self heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C, the output turns on and conducts 775 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 775 mA and 0 mA that continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation must be externally limited so the junction temperature does not exceed 125°C.

THERMAL CONSIDERATIONS

In applications with low input-to-output voltage differential, the ADP7104 does not dissipate much heat. However, in applications with high ambient temperature and/or high input voltage, the heat dissipated in the package may become large enough that it causes the junction temperature of the die to exceed the maximum junction temperature of 125°C.

When the junction temperature exceeds 150°C, the converter enters thermal shutdown. It recovers only after the junction temperature has decreased below 135°C to prevent any permanent damage. Therefore, thermal analysis for the chosen application is very important to guarantee reliable performance over all conditions. The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 7.

To guarantee reliable operation, the junction temperature of the ADP7104 must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user must be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} number is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pins to the PCB.

Table 6 shows typical θ_{JA} values of the 8-lead SOIC and 8-lead LFCSP packages for various PCB copper sizes. Table 7 shows the typical Ψ_{JB} values of the 8-lead SOIC and 8-lead LFCSP.

Table 6. Typical θ_{JA} Values

Copper Size (mm ²)	θ_{JA} (°C/W)	
	LFCSP	SOIC
25 ¹	165.1	167.8
100	125.8	111
500	68.1	65.9
1000	56.4	56.1

Table 6. Typical θ_{JA} Values (Continued)

Copper Size (mm ²)	θ_{JA} (°C/W)	
	LFCSP	SOIC
6400	42.1	45.8

¹ Device soldered to minimum size pin traces.

Table 7. Typical Ψ_{JB} Values

Model	Ψ_{JB} (°C/W)
LFCSP	15.1
SOIC	31.3

The junction temperature of the ADP7104 is calculated from the following Equation 7:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (7)$$

where:

T_A is the ambient temperature.

P_D is the power dissipation in the die, given by

$$P_D = ((V_{IN} - V_{OUT}) \times I_{LOAD}) + (V_{IN} \times I_{GND}) \quad (8)$$

where:

I_{LOAD} is the load current.

I_{GND} is the ground current.

V_{IN} and V_{OUT} are input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_J = T_A(((V_{IN} - V_{OUT}) \times I_{LOAD}) \times \theta_{JA}) \quad (9)$$

As shown in Equation 9, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 70 to Figure 77 show junction temperature calculations for different ambient temperatures, power dissipation, and areas of PCB copper.

APPLICATIONS INFORMATION




Figure 70. LFCSP, $T_A = 25^\circ\text{C}$




Figure 73. SOIC, $T_A = 25^\circ\text{C}$




Figure 71. LFCSP, $T_A = 50^\circ\text{C}$




Figure 74. SOIC, $T_A = 50^\circ\text{C}$




Figure 72. LFCSP, $T_A = 85^\circ\text{C}$




Figure 75. SOIC, $T_A = 85^\circ\text{C}$

APPLICATIONS INFORMATION

In the case where the board temperature is known, use the thermal characterization parameter, Ψ_{JB} , to estimate the junction temperature rise (see Figure 76 and Figure 77). Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the following formula:

$$T_J = T_B + (P_D \times \Psi_{JB}) \quad (10)$$

The typical value of Ψ_{JB} is 15.1°C/W for the 8-lead LFCSP package and 31.3°C/W for the 8-lead SOIC package.




Figure 76. LFCSP




Figure 77. SOIC

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP7104. However, as listed in Table 6, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the V_{IN} and GND pins. Place the output capacitor as close as possible to the V_{OUT} and GND pins. Use of 0805 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.




Figure 78. Example LFCSP PCB Layout




Figure 79. Example SOIC PCB Layout

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
CP-8-11	LFCSP	8-Lead Frame Chip Scale Package
RD-8-4	SOIC_N_EP	8-Lead Standard Small Outline Package, with Exposed Pad

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option	Marking Code
ADP7104ACPZ-1.5-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LK6
ADP7104ACPZ-1.8-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LK7
ADP7104ACPZ-2.5-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LKJ
ADP7104ACPZ-3.0-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LKK
ADP7104ACPZ-3.3-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LKL
ADP7104ACPZ-5.0-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LKM
ADP7104ACPZ-9.0-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LLD
ADP7104ACPZ-R7	-40°C to +125°C	8-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-8-11	LH1
ADP7104ARDZ-1.5-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	
ADP7104ARDZ-1.8-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	
ADP7104ARDZ-2.5-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	
ADP7104ARDZ-3.0-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	
ADP7104ARDZ-3.3-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	
ADP7104ARDZ-5.0-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	
ADP7104ARDZ-9.0-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	
ADP7104ARDZ-R7	-40°C to +125°C	8-Lead SOIC w/ EP	Reel, 1000	RD-8-4	

¹ Z = RoHS Compliant Part.

OUTPUT VOLTAGE OPTIONS

Model ¹	Output Voltage (V) ²
ADP7104ACPZ-1.5-R7	1.5
ADP7104ACPZ-1.8-R7	1.8
ADP7104ACPZ-2.5-R7	2.5
ADP7104ACPZ-3.0-R7	3.0
ADP7104ACPZ-3.3-R7	3.3
ADP7104ACPZ-5.0-R7	5
ADP7104ACPZ-9.0-R7	9
ADP7104ACPZ-R7	Adjustable
ADP7104ARDZ-1.5-R7	1.5
ADP7104ARDZ-1.8-R7	1.8
ADP7104ARDZ-2.5-R7	2.5
ADP7104ARDZ-3.0-R7	3.0
ADP7104ARDZ-3.3-R7	3.3
ADP7104ARDZ-5.0-R7	5
ADP7104ARDZ-9.0-R7	9
ADP7104ARDZ-R7	Adjustable

¹ Z = RoHS Compliant Part.

² For additional voltage options, contact a local Analog Devices, Inc., sales or distribution representative.

OUTLINE DIMENSIONS**EVALUATION BOARDS**

Model ¹	Package Description
ADP7104CP-EVALZ	LFCSP Evaluation Board
ADP7104RD-EVALZ	SOIC Evaluation Board
ADP7104CPZ-REDYKIT	LFCSP REDYKIT
ADP7104RDZ-REDYKIT	SOIC REDYKIT

¹ Z - RoHS Compliant Part.