
P-Channel 2.5-V (G-S) MOSFET


PRODUCT SUMMARY		
V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-20	0.065 @ V_{GS} = -4.5 V	-4.5
	0.090 @ V_{GS} = -2.7 V	-3.8
	0.100 @ V_{GS} = -2.5 V	-3.7

FEATURES

- TrenchFET® Power MOSFET
- 100% R_g Tested



Ordering Information: Si3443DV-T1



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	5 secs	Steady State	Unit
Drain-Source Voltage		V_{DS}	-20		V
Gate-Source Voltage		V_{GS}	±12		
Continuous Drain Current (T_J = 150°C)[a]	T_A = 25°C	I_D	-4.5	-3.4	A
	T_A = 70°C		-3.6	-2.7	
Pulsed Drain Current		I_{DM}	-20		
continuous Source Current (Diode Conduction)[a]		I_S	-1.7	-0.9	
Maximum Power Dissipation[a]	T_A = 25°C	P_D	2.0	1.1	W
	T_A = 70°C		1.3	0.7	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient[a]	t ≤ 5 sec	R_{thJA}	50	62.5	°C/W
	Steady State		90	110	
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	22	30	

Notes
a. Surface Mounted on FR4 Board, t ≤ 5 sec.

For SPICE model information via the Worldwide Web: http://www.vishay.com/www/product/spice.htm


SPECIFICATIONS (T_J = 25°C UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = -250 μA	-0.6			V
Gate-Body Leakage	I_{GSS}	V_{DS} = 0 V, V_{GS} = ±12 V			±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = -20 V, V_{GS} = 0 V			-1	μA
		V_{DS} = -20 V, V_{GS} = 0 V, T_J = 70°C			-5	
On-State Drain Current[a]	$I_{D(on)}$	V_{DS} = -5 V, V_{GS} = -4.5 V	-15			A
Drain-Source On-State Resistance[a]	$r_{DS(on)}$	V_{GS} = -4.5 V, I_D = -4.5 A		0.050	0.065	Ω
		V_{GS} = -2.7 V, I_D = -3.8 A		0.070	0.090	
		V_{GS} = -2.5 V, I_D = -3.7 A		0.080	0.100	
Forward Transconductance[a]	g_{fs}	V_{DS} = -10 V, I_D = -4.5 A		10		S
Diode Forward Voltage[a]	V_{SD}	I_S = -1.7 A, V_{GS} = 0 V		0.8	-1.2	V
Dynamic[b]						
Total Gate Charge	Q_g	V_{DS} = -10 V, V_{GS} = -4.5 V, I_D = -4.5 A		7.3	15	nC
Gate-Source Charge	Q_{gs}			2.0		
Gate-Drain Charge	Q_{gd}			1.9		
Gate Resistance	R_g		3		12.8	Ω
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = -10 V, R_L = 10 Ω I_D ≅ -1.0 A, V_{GEN} = -4.5 V, R_G = 6 Ω		15	50	ns
Rise Time	t_r			32	60	
Turn-Off Delay Time	$t_{d(off)}$			50	100	
Fall Time	t_f			45	80	
Source-Drain Reverse Recovery Time	t_{rr}	I_F = -1.7 A, di/dt = 100 A/μs		35	80	


Notes
a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

Output Characteristics




Transfer Characteristics




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


On-Resistance vs. Drain Current




Capacitance




Gate Charge




On-Resistance vs. Junction Temperature



Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


Threshold Voltage




Single Pulse Power



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot



Document Number: 71741
S-31725—Rev. D, 18-Aug-03